Patents by Inventor James M. Crafts
James M. Crafts has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11422611Abstract: A method for facilitating adaptive frequency in a processor having a plurality of cores. The method can include conducting tests on the processor; determining, via the processor testing system, default parameters for operating one or more of the cores, wherein the default parameters are based on results of the tests and cause one or more of the cores to operate within production yield goals of the processor; determining alternative parameters for operating one or more of the cores, wherein the alternative parameters are based on results of the test and cause one or more of the cores to operate outside production yield goals of the processor, and wherein the alternative parameters are usable to reconfigure one or more of the cores after an initial operation per the default parameters; and writing the default parameters and the alternative parameters to a production data storage of the processor.Type: GrantFiled: November 8, 2019Date of Patent: August 23, 2022Assignee: International Business Machines CorporationInventors: Nathaniel R. Chadwick, Bjorn P. Christensen, James M. Crafts, Allen R. Hall, Kevin F. Reick, Jon Robert Tetzloff
-
Publication number: 20200073459Abstract: A method for facilitating adaptive frequency in a processor having a plurality of cores. The method can include conducting tests on the processor; determining, via the processor testing system, default parameters for operating one or more of the cores, wherein the default parameters are based on results of the tests and cause one or more of the cores to operate within production yield goals of the processor; determining alternative parameters for operating one or more of the cores, wherein the alternative parameters are based on results of the test and cause one or more of the cores to operate outside production yield goals of the processor, and wherein the alternative parameters are usable to reconfigure one or more of the cores after an initial operation per the default parameters; and writing the default parameters and the alternative parameters to a production data storage of the processor.Type: ApplicationFiled: November 8, 2019Publication date: March 5, 2020Inventors: Nathaniel R. Chadwick, Bjorn P. Christensen, James M. Crafts, Allen R. Hall, Kevin F. Reick, Jon Robert Tetzloff
-
Patent number: 10509457Abstract: A processor can have a plurality of cores. A first core processor of a first core can read one or more values of a default parameter set. The first core can be operated in accordance with a first operating characteristic based, at least in part, on the one or more values of the default parameter set. The first core processor can receive an indication to change the operating characteristic of the first core processor. In response to receiving the indication to change the operating characteristic, a signal can be issued to the first core processor to reset. In response to the reset, the first core processor can read one or more values of an alternative parameter set. The first core processor can then be operated in accordance with a second operating characteristic based, at least in part, on the one or more values of the alternative parameter set.Type: GrantFiled: April 6, 2017Date of Patent: December 17, 2019Assignee: International Business Machines CorporationInventors: Nathaniel R. Chadwick, Bjorn P. Christensen, James M. Crafts, Allen R. Hall, Kevin F. Reick, Jon Robert Tetzloff
-
Publication number: 20180292878Abstract: A processor can have a plurality of cores. A first core processor of a first core can read one or more values of a default parameter set. The first core can be operated in accordance with a first operating characteristic based, at least in part, on the one or more values of the default parameter set. The first core processor can receive an indication to change the operating characteristic of the first core processor. In response to receiving the indication to change the operating characteristic, a signal can be issued to the first core processor to reset. In response to the reset, the first core processor can read one or more values of an alternative parameter set. The first core processor can then be operated in accordance with a second operating characteristic based, at least in part, on the one or more values of the alternative parameter set.Type: ApplicationFiled: April 6, 2017Publication date: October 11, 2018Inventors: Nathaniel R. Chadwick, Bjorn P. Christensen, James M. Crafts, Allen R Hall, Kevin F. Reick, Jon Robert Tetzloff
-
Patent number: 9285417Abstract: System and method using low voltage current measurements to measure voltage network currents in an integrated circuit (IC). In one aspect, a low voltage current leakage test is applied voltage networks for the IC or microchip via one or more IC chip connectors. One or multiple specifications are developed based on chip's circuit delay wherein a chip is aborted or sorted into a lesser reliability sort depending whether the chip fails specification. Alternately, a low voltage current leakage test begins an integrated circuit test flow. Then there is run a high voltage stress, and a second low voltage current leakage test is thereafter added. Then, there is compared the second low voltage test to the first low V test, and if the measured current is less on second test, this is indicative of a defect present which may result in either a scrap or downgrade reliability of chip.Type: GrantFiled: January 2, 2013Date of Patent: March 15, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Daniel J. Poindexter, James M. Crafts, Karre M. Greene, Kenneth A. Lavallee, Keith C. Stevens
-
Patent number: 9152517Abstract: Test equipment provides interrupt capability to automatic testing as a means of actively controlling temperature of the device under test. A processor coupled to memory is responsive to computer-executable instructions contained in the memory. A test socket is coupled to a device under test and coupled to the processor. The processor is configured to interrupt an application pattern running on the device under test. In response to interrupting the application pattern, the processor is configured to cause a control pattern to run on the device under test and then cause the application pattern to restart running from the point of interruption on the device under test.Type: GrantFiled: April 21, 2011Date of Patent: October 6, 2015Assignee: International Business Machines CorporationInventors: Harold Chase, Dennis R. Conti, James M. Crafts, David L. Gardell, Andrew T. Holle, Adrian Patrascu, Jody J. Van Horn
-
Publication number: 20140184262Abstract: System and method using low voltage current measurements to measure voltage network currents in an integrated circuit (IC). In one aspect, a low voltage current leakage test is applied voltage networks for the IC or microchip via one or more IC chip connectors. One or multiple specifications are developed based on chip's circuit delay wherein a chip is aborted or sorted into a lesser reliability sort depending whether the chip fails specification. Alternately, a low voltage current leakage test begins an integrated circuit test flow. Then there is run a high voltage stress, and a second low voltage current leakage test is thereafter added. Then, there is compared the second low voltage test to the first low V test, and if the measured current is less on second test, this is indicative of a defect present which may result in either a scrap or downgrade reliability of chip.Type: ApplicationFiled: January 2, 2013Publication date: July 3, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel J. Poindexter, James M. Crafts, Karre M. Greene, Kenneth A. Lavallee, Keith C. Stevens
-
Patent number: 8734006Abstract: A method of calibrating a thermal sensor includes setting a wafer to a control temperature. The wafer includes the thermal sensor and other chip logic. The method also includes applying power exclusively to a thermal sensor circuit, calibrating the thermal sensor, and storing a calibration result. The method also includes retrieving the calibration result upon application of power to the other chip logic.Type: GrantFiled: March 2, 2011Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventors: James M. Crafts, Joseph E. Dery, Timothy M. Skergan, Timothy C. Taylor
-
Publication number: 20120272100Abstract: Test equipment provides interrupt capability to automatic testing as a means of actively controlling temperature of the device under test. A processor coupled to memory is responsive to computer-executable instructions contained in the memory. A test socket is coupled to a device under test and coupled to the processor. The processor is configured to interrupt an application pattern running on the device under test. In response to interrupting the application pattern, the processor is configured to cause a control pattern to run on the device under test and then cause the application pattern to restart running from the point of interruption on the device under test.Type: ApplicationFiled: April 21, 2011Publication date: October 25, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Harold Chase, Dennis R. Conti, James M. Crafts, David L. Gardell, Andrew T. Holle, Adrian Patrascu, Jody J. Van Horn
-
Publication number: 20120224602Abstract: A method of calibrating a thermal sensor includes setting a wafer to a control temperature. The wafer includes the thermal sensor and other chip logic. The method also includes applying power exclusively to a thermal sensor circuit, calibrating the thermal sensor, and storing a calibration result. The method also includes retrieving the calibration result upon application of power to the other chip logic.Type: ApplicationFiled: March 2, 2011Publication date: September 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James M. CRAFTS, Joseph E. DERY, Timothy M. SKERGAN, Timothy C. TAYLOR
-
Publication number: 20010050567Abstract: An apparatus for simultaneously testing or burning in a large number of the integrated circuit chips on a product wafer includes probes mounted on a first board and tester chips mounted on a second board, there being electrical connectors connecting the two boards. The tester chips are for distributing power to the product chips or for testing the product chips. The probes and thin film wiring to which they are attached are personalized for the pad footprint of the particular wafer being probed. The base of the first board and the second board both remain the same for all wafers in a product family. The use of two boards provides that the tester chip is kept at a substantially lower temperature than the product chips during burn-in to extend the lifetime of tester chips. A gap can be used as thermal insulation between the boards, and the gap sealed and evacuated for further thermal insulation.Type: ApplicationFiled: June 22, 2001Publication date: December 13, 2001Applicant: International Business Machines CorporationInventors: Thomas W. Bachelder, Dennis R. Barringer, Dennis R. Conti, James M. Crafts, David L. Gardell, Paul M. Gaschke, Mark R. Laforce, Charles H. Perry, Roger R. Schmidt, Joseph J. Van Horn, Wade H. White
-
Patent number: 6275051Abstract: An apparatus for simultaneously testing or burning in a large number of the integrated circuit chips on a product wafer includes probes mounted on a first board and tester chips mounted on a second board, there being electrical connectors connecting the two boards. The tester chips are for distributing power to the product chips or for testing the product chips. The probes and thin film wiring to which they are attached are personalized for the pad footprint of the particular wafer being probed. The base of the first board and the second board both remain the same for all wafers in a product family. The use of two boards provides that the tester chip is kept at a substantially lower temperature than the product chips during burning to extend the lifetime of tester chips. A gap can be used as thermal insulation between the boards, and the gap sealed and evacuated for further thermal insulation.Type: GrantFiled: January 29, 1999Date of Patent: August 14, 2001Assignee: International Business Machines CorporationInventors: Thomas W. Bachelder, Dennis R. Barringer, Dennis R. Conti, James M. Crafts, David L. Gardell, Paul M. Gaschke, Mark R. Laforce, Charles H. Perry, Roger R. Schmidt, Joseph J. Van Horn, Wade H. White