Patents by Inventor James P. Furino, Jr.
James P. Furino, Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9214932Abstract: Embodiments provide a switching device including one or more field-effect transistors (FETs). In embodiments, a body-bias circuit may derive a bias voltage based on a radio frequency signal applied to a switch field-effect transistor and apply the bias voltage to the body terminal of the switch field-effect transistor.Type: GrantFiled: February 11, 2013Date of Patent: December 15, 2015Assignee: TriQuint Semiconductor, Inc.Inventors: William J. Clausen, James P. Furino, Jr., Michael D. Yore
-
Patent number: 9203396Abstract: Embodiments provide a switching device including one or more cells. In embodiments, a cell may include a switch field-effect transistor (FET) and a source-follower FET, coupled between a gate and a body of the switch FET. Other embodiments may be described and claimed.Type: GrantFiled: February 22, 2013Date of Patent: December 1, 2015Assignee: TriQuint Semiconductor, Inc.Inventors: William J. Clausen, James P. Furino, Jr.
-
Patent number: 9166561Abstract: Embodiments provide a variable-impedance transmission line. In some embodiments, a variable-impedance transmission line may include one or more conductors that may be isolated or configured as parts of forward or return paths based on states of switches of the variable-impedance transmission line. Other embodiments may be described and claimed.Type: GrantFiled: July 11, 2013Date of Patent: October 20, 2015Assignee: TriQuint Semiconductor, Inc.Inventor: James P. Furino, Jr.
-
Patent number: 8923782Abstract: Embodiments provide a switching device including a field-effect transistor (FET) having a source terminal, a drain terminal, a gate terminal, and a body terminal. The FET may be switchable between an on state, in which the FET passes a transmission signal between the source terminal and the drain terminal, and an off state, in which the FET prevents a transmission signal from passing between the source terminal and the drain terminal. The FET may receive a control signal at the gate terminal to switch the FET between the on state and the off state. The switching device may further include one or more forward diodes coupled between the gate terminal and the body terminal to bias the body terminal during the on state, and one or more reverse diodes coupled between the gate terminal and the body terminal to bias the body terminal during the off state.Type: GrantFiled: February 20, 2013Date of Patent: December 30, 2014Assignee: TriQuint Semiconductor, Inc.Inventors: Arjun Ravindran, James P. Furino, Jr.
-
Patent number: 8847672Abstract: Embodiments provide a switching device including one or more field-effect transistors (FETs). In embodiments, a resistive divider comprising a first resistor and a second resistor may be coupled with the FET at a position electrically between a gate terminal of the FET and a body terminal of the FET.Type: GrantFiled: January 15, 2013Date of Patent: September 30, 2014Assignee: TriQuint Semiconductor, Inc.Inventors: Ravishankar Prabhakar, III, James P. Furino, Jr.
-
Patent number: 8729952Abstract: Embodiments provide a switching device including one or more field-effect transistors (FETs) and bias circuitry. The one or more FETs may transition between an off state and an on state to facilitate switching of a transmission signal. The one or more FETs may include a drain terminal, a source terminal, a gate terminal, and a body. The biasing circuitry may bias the drain terminal and the source terminal to a first DC voltage in the on state and a second DC voltage in the off state. The first and second DC voltages may be non-negative. The biasing circuitry may be further configured to bias the gate terminal to the first DC voltage in the off state and the second DC voltage in the on state.Type: GrantFiled: August 16, 2012Date of Patent: May 20, 2014Assignee: TriQuint Semiconductor, Inc.Inventors: Xiaomin Yang, James P. Furino, Jr.
-
Publication number: 20140049311Abstract: Embodiments provide a switching device including one or more field-effect transistors (FETs) and bias circuitry. The one or more FETs may transition between an off state and an on state to facilitate switching of a transmission signal. The one or more FETs may include a drain terminal, a source terminal, a gate terminal, and a body. The biasing circuitry may bias the drain terminal and the source terminal to a first DC voltage in the on state and a second DC voltage in the off state. The first and second DC voltages may be non-negative. The biasing circuitry may be further configured to bias the gate terminal to the first DC voltage in the off state and the second DC voltage in the on state.Type: ApplicationFiled: August 16, 2012Publication date: February 20, 2014Applicant: TRIQUINT SEMICONDUCTOR, INC.Inventors: Xiaomin Yang, James P. Furino, JR.
-
Patent number: 7110933Abstract: A method of a modeling metallization parasitics with the use of a simulation program. In one embodiment, a method of simulating interconnect lines in an electronic design automation simulation is disclosed. The method comprises partitioning the interconnect lines into groups of interconnect lines. Each group of interconnect lines does not have interactions with any of the other groups of interconnect lines. Moreover, at least one of the groups of interconnect lines contains at least three interconnect lines. The interconnect lines in each group are modeled. The modeling includes at least one of modeling mutual inductances and modeling of mutual capacitances.Type: GrantFiled: July 28, 2003Date of Patent: September 19, 2006Assignee: Intersil Americas Inc.Inventors: Rex E. Lowther, Gregg D. Croft, Yiqun Lin, Robert Lomenic, James P. Furino, Jr., Joseph A. Czagas
-
Patent number: 6452452Abstract: The unwanted variation in operating point associated with varying the gain of a common input/output electrode transistor, such as a common emitter bipolar transistor, is obviated by coupling an electronically controllable conductance in a negative feedback path between a first input/output electrode (collector) and the control electrode (base) of the transistor. In a first embodiment applied to a bipolar device, the electronically controlled feedback element comprises a diode, having its forward conductance varied by adjusting current flow through a controllable current source. This controls the amount of feedback from the collector to the base and thereby the forward loop gain of the common emitter transistor. In a second embodiment for a bipolar device, the controlled feedback element comprises an emitter-follower transistor, with its forward gain controlled by varying the current drawn through its emitter by a controllable current source/sink.Type: GrantFiled: July 10, 2000Date of Patent: September 17, 2002Assignee: Intersil Americas Inc.Inventor: James P. Furino, Jr.
-
Patent number: 5999080Abstract: A frequency dependent resistor in which the length of the current path across the resistor varies as a function of the frequency of the electrical signals being passed therethrough. The resistor uses the principal known as skin effect to direct relatively higher frequency signals through a longer path through the resistor than is experienced by signals having a relatively low frequency.Type: GrantFiled: February 9, 1999Date of Patent: December 7, 1999Assignee: Intersil CorporationInventor: James P. Furino, Jr.
-
Patent number: 5883565Abstract: A frequency dependent resistor in which the length of the current path across the resistor varies as a function of the frequency of the electrical signals being passed therethrough. The resistor uses the principal known as skin effect to direct relatively higher frequency signals through a longer path through the resistor than is experienced by signals having a relatively low frequency.Type: GrantFiled: October 1, 1997Date of Patent: March 16, 1999Assignee: Harris CorporationInventor: James P. Furino, Jr.
-
Patent number: 5581444Abstract: A method and mount for a high frequency IC that provides a low inductance path for a high frequency current from the IC to the exterior of a package for the IC and the mount. An electrically and thermally conductive metal base for mounting the IC on an upper surface thereof has a lower surface exposed at the exterior of the package that otherwise encloses the base and the IC. The base also has a plurality of solid or hollow columns for increasing a surface area of the mount, thereby decreasing the inductance to a high frequency current in the path between the IC and the lower surface of the base. Each column is electrically connected to a separate ground terminal on the IC. The columns may have narrow necks connecting them to the base to limit common mode inductance between columns, or may be separated from the base to eliminate common mode inductance.Type: GrantFiled: July 26, 1995Date of Patent: December 3, 1996Assignee: Harris CorporationInventor: James P. Furino, Jr.
-
Patent number: 5214329Abstract: Improved operation of a differentially coupled transistor circuit is achieved by modulating the circuit's bias current as a function of the input differential voltage. The bias current-modulated, differentially coupled transistor circuit includes first and second differentially transistor pairs, the bases of which are coupled across input terminals to which the differential voltage is applied. The emitters of the first transistor pair are coupled in common to a first constant bias current source, and the emitters of the second transistor pair are coupled in common to a second constant bias current source. The collector of one of the transistors of the first pair is coupled to the collector of the differentially coupled transistor of the second pair, so as to provide a first summation collector current.Type: GrantFiled: January 13, 1992Date of Patent: May 25, 1993Assignee: Harris CorporationInventor: James P. Furino, Jr.
-
Patent number: 4755770Abstract: A current cancellation circuit having, and method for producing, a low noise spectral density current for cancelling the DC input bias current of an input signal to an amplifier. The cancellation circuit provides for generating a DC cancelling current having a magnitude K times greater than the magnitude of the input DC bias current and then reducing the same by K times. The resulting cancelling current has a reduced noise current spectral density associated with it, thereby reducing the overall noise current spectral density of the input stage.Type: GrantFiled: August 13, 1986Date of Patent: July 5, 1988Assignee: Harris CorporationInventors: Terry J. Groom, James P. Furino, Jr.