Patents by Inventor James R. Hoyer

James R. Hoyer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5240866
    Abstract: Failed circuits (e.g., defects) on each of a plurality of semiconductor wafers (10) in a batch can be characterized for the purpose of identifying defect sources by first mapping the defective ones of the circuits (12.sub.1 -12.sub.n) in each wafer. A determination is made to see if the defects in the defect pattern map associated with each wafer (10) are sufficiently clustered to warrant further study. The defect pattern maps for the wafers in the batch identified as having spatial clustering present are smoothed and thresholded to identify where spatial clusters occur. All such smoothed and thresholded defect pattern maps are separated into groups in accordance with the pattern of defects. The pattern of defects associated with each group is then analyzed to determine if any relationship exists between the pattern and the order of the process steps or one of the patterns in a library of patterns associated with particular failure modes.
    Type: Grant
    Filed: February 3, 1992
    Date of Patent: August 31, 1993
    Assignee: AT&T Bell Laboratories
    Inventors: J. David Friedman, Mark H. Hansen, James R. Hoyer, Vijayan N. Nair