Patents by Inventor James Salisbury
James Salisbury has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240054073Abstract: Circuitry including cache storage and control circuitry is provided. The cache storage includes an array of random access memory storage elements, and is configured to store data in multiple cache sectors, each cache sector including a number of cache storage data units. The control circuitry is configured to control access to the cache storage including, for example, accessing the cache storage data units in the cache sectors. After accessing a cache storage data unit in a cache sector, the energy requirement and/or latency for the next access to a cache storage data unit in the same sector is lower than the energy requirement and/or latency for the next access to a cache storage data unit in a different same sector.Type: ApplicationFiled: August 11, 2022Publication date: February 15, 2024Applicant: Arm LimitedInventors: Andrew David Tune, Sean James Salisbury, Edward Martin McCombs, JR.
-
Publication number: 20240055047Abstract: A burst read with flexible burst length for on-chip memory, such as, for example, system cache memory, hierarchical cache memory, system memory, etc. is provided. Advantageously, successive burst reads are performed with less signal toggling and fewer bitline swings.Type: ApplicationFiled: August 11, 2022Publication date: February 15, 2024Applicant: Arm LimitedInventors: Edward Martin McCombs, JR., Andrew David Tune, Sean James Salisbury, Rahul Mathur, Hsin-Yu Chen, Phani Raja Bhushan Chalasani
-
Patent number: 11753781Abstract: The subject matter described herein includes a roadway stud control system including a local stud control system positioned along a first section of a roadway, a plurality of roadway studs, each roadway stud disposed on a surface of the first section of the roadway and communicably coupled to the local stud control system, wherein the local stud control system is configured to communicate a control signal to control at least one aspect of the plurality of roadway studs.Type: GrantFiled: June 7, 2021Date of Patent: September 12, 2023Assignee: MZC Foundation, Inc.Inventors: Harriet Anderson Langford, A. Philip Langford, Alan J. Anderson, John Picard, Allison Kelly Beaton, Glenn Le Faou, Laura Churcher, James Salisbury, Marie Buda, Edward Colby, Andy Milton
-
Patent number: 11599467Abstract: The present disclosure advantageously provides a system cache and a method for storing coherent data and non-coherent data in a system cache. A transaction is received from a source in a system, the transaction including at least a memory address, the source having a location in a coherent domain or a non-coherent domain of the system, the coherent domain including shareable data and the non-coherent domain including non-shareable data. Whether the memory address is stored in a cache line is determined, and, when the memory address is not determined to be stored in a cache line, a cache line is allocated to the transaction including setting a state bit of the allocated cache line based on the source location to indicate whether shareable or non-shareable data is stored in the allocated cache line, and the transaction is processed.Type: GrantFiled: May 27, 2021Date of Patent: March 7, 2023Assignee: Arm LimitedInventors: Jamshed Jalal, Bruce James Mathewson, Tushar P Ringe, Sean James Salisbury, Antony John Harris
-
Publication number: 20220382679Abstract: The present disclosure advantageously provides a system cache and a method for storing coherent data and non-coherent data in a system cache. A transaction is received from a source in a system, the transaction including at least a memory address, the source having a location in a coherent domain or a non-coherent domain of the system, the coherent domain including shareable data and the non-coherent domain including non-shareable data. Whether the memory address is stored in a cache line is determined, and, when the memory address is not determined to be stored in a cache line, a cache line is allocated to the transaction including setting a state bit of the allocated cache line based on the source location to indicate whether shareable or non-shareable data is stored in the allocated cache line, and the transaction is processed.Type: ApplicationFiled: May 27, 2021Publication date: December 1, 2022Applicant: Arm LimitedInventors: Jamshed Jalal, Bruce James Mathewson, Tushar P Ringe, Sean James Salisbury, Antony John Harris
-
Publication number: 20220338729Abstract: The present invention relates to new and improved systems and methods for identifying, evaluating and/or advising patients on the subject matter of presbyopia using a visual display in which presbyopes and non-presbyopes perceive different objects.Type: ApplicationFiled: April 25, 2022Publication date: October 27, 2022Inventors: Greg Williby, Stuart Todd, Khaled Chehab, Lauren Westin, William Honey, James Salisbury, Glenn LeFaou, Hannah Catton
-
Patent number: 11314676Abstract: There is provided an interconnect for transferring requests between ports in which the ports include both source ports destination ports. The interconnect includes storage circuitry for storing the requests. Input circuitry receives the requests from the plurality of source ports, selects at least one selected source port from an allowed set of said plurality of source ports, and transfers a presented request from the at least one selected source port to the storage circuitry. Output circuitry causes a request in said storage circuitry to be output at one of said plurality of destination ports. Counter circuitry maintains counter values for a plurality of tracked ports from amongst said ports, each counter value indicating the number of requests in said storage circuitry associated with a corresponding tracked port that are waiting to be output by said output circuitry and filter circuitry determines whether or not a given source port is in said allowed set in dependence on said counter circuitry.Type: GrantFiled: November 18, 2015Date of Patent: April 26, 2022Assignee: Arm LimitedInventors: Andrew David Tune, Sean James Salisbury
-
Publication number: 20210292982Abstract: The subject matter described herein includes a roadway stud control system including a local stud control system positioned along a first section of a roadway, a plurality of roadway studs, each roadway stud disposed on a surface of the first section of the roadway and communicably coupled to the local stud control system, wherein the local stud control system is configured to communicate a control signal to control at least one aspect of the plurality of roadway studs.Type: ApplicationFiled: June 7, 2021Publication date: September 23, 2021Inventors: Harriet Anderson Langford, A. Philip Langford, Alan J. Anderson, John Picard, Allison Kelly Beaton, Glenn Le Faou, Laura Churcher, James Salisbury, Marie Buda, Edward Colby, Andy Milton
-
Patent number: 11028543Abstract: The subject matter described herein includes a roadway stud control system including a local stud control system positioned along a first section of a roadway, a plurality of roadway studs, each roadway stud disposed on a surface of the first section of the roadway and communicably coupled to the local stud control system, wherein the local stud control system is configured to communicate a control signal to control at least one aspect of the plurality of roadway studs.Type: GrantFiled: March 2, 2020Date of Patent: June 8, 2021Assignee: MZC Foundation, Inc.Inventors: Harriet Anderson Langford, A. Philip Langford, Alan J. Anderson, John Picard, Allison Kelly Beaton, Glenn Le Faou, Laura Churcher, James Salisbury, Marie Buda, Edward Colby, Andy Milton
-
Patent number: 11023390Abstract: Resizing circuitry comprises at least one buffer having buffer entries each corresponding to one of at least two shift registers, each shift register comprising storage circuits connected in a ring to transfer a token bit between storage circuits. Selection circuitry controls, based on the shift registers, writing of data sections of input data units having a first number of data sections to the buffer(s), to form output data units having a second number of data sections. For a given buffer entry corresponding to a given shift register, depending on whether the token bit is stored in a first or second subset of storage circuits, the selection circuitry controls writing of a selected data section of a received input data unit to the given buffer entry or prevents overwriting of the given buffer entry. At least two of the shift registers have different relative arrangements of the first and second subsets of storage circuits.Type: GrantFiled: March 27, 2020Date of Patent: June 1, 2021Assignee: Arm LimitedInventors: Eduard Vardanyan, Sean James Salisbury
-
Patent number: 10942878Abstract: An on-chip interconnect comprises control circuitry which responds to a burst read request received at an initiating requester interface, to control issuing of at least one read request to at least one target completer device via at least one target completer interface. For a chunking enabled burst read transaction, the control circuitry supports returning the requested data items to the initiating requester device in a number of data transfers, with an order of the data items in the data transfers permitted to differ from a default order and each data transfer specifying chunk identifying information identifying which portion of the data items is represented by returned data for that data transfer. For a data transfer returned to the initiating requester device based on data returned from one of a second subset of completer interfaces, the control circuitry generates the chunk identifying information to be specified by the given data transfer.Type: GrantFiled: March 26, 2020Date of Patent: March 9, 2021Assignee: Arm LimitedInventors: Sean James Salisbury, Chiranjeev Acharya, Eduard Vardanyan, Premkishore Shivakumar
-
Patent number: 10938622Abstract: An interconnection network is provided for managing data transfer between a plurality of nodes of an integrated circuit. The interconnection network has at least one transmission path originating from an upstream location of the interconnection network, each transmission path being arranged to transmit data blocks from the upstream location to an associated downstream location within that transmission path. Digest generation circuitry is used to generate digests for data blocks, and fault detection circuitry provided in association with the upstream location is arranged to determine presence of a fault condition in the interconnection network. The digest generation circuitry is arranged to generate an upstream digest for a given data block at the upstream location, and to generate a corresponding downstream digest for the given data block at the associated downstream location.Type: GrantFiled: May 28, 2019Date of Patent: March 2, 2021Assignee: Arm LimitedInventors: Julian Jose Hilgemberg Pontes, Andrew David Tune, Sean James Salisbury
-
Patent number: 10796040Abstract: A method comprises generating, using a computer, an integrated circuit layout including a plurality of data handling nodes interconnected by routing circuitry defining data packet routes between the plurality of data handling nodes; for a transaction source node configured to generate data packets associated with a data handling translation between that transaction source node and a transaction target node and having one or more routing data fields controlling routing of the data packet, detecting, using the computer, a difference between a first routing controlled by the one or more routing data fields and a selected second routing provided by the integrated circuit layout; and providing, using the computer, one or more data mapping nodes in the integrated circuit layout to map an initial value of one or more of the routing data fields of a data packet generated by the transaction source node to a mapped data value, so that the mapped data value controls routing of the data packet using the selected second rType: GrantFiled: February 5, 2019Date of Patent: October 6, 2020Assignee: ARM LIMITEDInventors: Sean James Salisbury, Zheng Xu, Arthur Brian Laughton, Charles Filip Brej
-
Patent number: 10740032Abstract: Data access routing circuitry 4, 6 is provided for routing data access request to a selected destination node. The data access routing circuitry supports read requests requiring a read response, write requests requiring a write response and at least one type of atomic data access request requiring both a read response and a write response. Resource allocation circuitry 70, 71 is provided to control allocation of resource for handling data access requests which require a read response. The resource allocation circuitry 70, 71 reserves resource for handling the at least one type of atomic data access request and prevents use of the reserved resource 76 for handling read requests.Type: GrantFiled: October 1, 2018Date of Patent: August 11, 2020Assignee: Arm LimitedInventors: Chiranjeev Acharya, Sean James Salisbury, Eduard Vardanyan, Arthur Brian Laughton
-
Publication number: 20200250281Abstract: A method comprises generating, using a computer, an integrated circuit layout including a plurality of data handling nodes interconnected by routing circuitry defining data packet routes between the plurality of data handling nodes; for a transaction source node configured to generate data packets associated with a data handling translation between that transaction source node and a transaction target node and having one or more routing data fields controlling routing of the data packet, detecting, using the computer, a difference between a first routing controlled by the one or more routing data fields and a selected second routing provided by the integrated circuit layout; and providing, using the computer, one or more data mapping nodes in the integrated circuit layout to map an initial value of one or more of the routing data fields of a data packet generated by the transaction source node to a mapped data value, so that the mapped data value controls routing of the data packet using the selected second rType: ApplicationFiled: February 5, 2019Publication date: August 6, 2020Inventors: Sean James SALISBURY, Zheng XU, Arthur Brian LAUGHTON, Charles Filip BREJ
-
Publication number: 20200199832Abstract: The subject matter described herein includes a roadway stud control system including a local stud control system positioned along a first section of a roadway, a plurality of roadway studs, each roadway stud disposed on a surface of the first section of the roadway and communicably coupled to the local stud control system, wherein the local stud control system is configured to communicate a control signal to control at least one aspect of the plurality of roadway studs.Type: ApplicationFiled: March 2, 2020Publication date: June 25, 2020Inventors: Harriet Anderson Langford, A. Philip Langford, Alan J. Anderson, John Picard, Allison Kelly Beaton, Glenn Le Faou, Laura Churcher, James Salisbury, Marie Buda, Edward Colby, Andy Milton
-
Patent number: 10577763Abstract: The subject matter described herein includes a roadway stud control system including a local stud control system positioned along a first section of a roadway, a plurality of roadway studs, each roadway stud disposed on a surface of the first section of the roadway and communicably coupled to the local stud control system, wherein the local stud control system is configured to communicate a control signal to control at least one aspect of the plurality of roadway studs.Type: GrantFiled: April 25, 2018Date of Patent: March 3, 2020Assignee: MZC Foundation, Inc.Inventors: Harriet Anderson Langford, A. Philip Langford, Alan J. Anderson, John Picard, Allison Kelly Beaton, Glenn Le Faou, Laura Churcher, James Salisbury, Marie Buda, Edward Colby, Andy Milton
-
Patent number: 10565146Abstract: An interconnect, and method of handling supplementary data in an interconnect, are provided. The interconnect has routing circuitry providing a plurality of paths, and routing control circuitry to use the plurality of paths to establish routes through the interconnect between source devices and destination devices coupled to the interconnect, to enable system data to be routed through the interconnect between the source devices and the destination devices. The system data relates to functional operation of a system comprising the interconnect, the source devices and the destination devices. At least a subset of the paths are redundant paths whose use by the routing control circuitry provides the system data with resilience to faults when routing the system data through the interconnect.Type: GrantFiled: January 2, 2018Date of Patent: February 18, 2020Assignee: Arm LimitedInventors: Andrew Brian Thomas Hopkins, Sean James Salisbury
-
Publication number: 20190379573Abstract: An interconnection network is provided for managing data transfer between a plurality of nodes of an integrated circuit. The interconnection network has at least one transmission path originating from an upstream location of the interconnection network, each transmission path being arranged to transmit data blocks from the upstream location to an associated downstream location within that transmission path. Digest generation circuitry is used to generate digests for data blocks, and fault detection circuitry provided in association with the upstream location is arranged to determine presence of a fault condition in the interconnection network. The digest generation circuitry is arranged to generate an upstream digest for a given data block at the upstream location, and to generate a corresponding downstream digest for the given data block at the associated downstream location.Type: ApplicationFiled: May 28, 2019Publication date: December 12, 2019Inventors: Julian Jose Hilgemberg PONTES, Andrew David TUNE, Sean James SALISBURY
-
Patent number: 10437750Abstract: An interconnect for providing data access between nodes of an integrated circuit, comprises a predetermined type of ingress port comprising routing circuitry responsive to a read-triggering request received from a requesting node to select from a selected egress port via which signals are to be routed to a destination node to control the destination node to return at least one read response dependent on data read from a target storage location. In response to the read-triggering request, the routing circuitry obtains a relative data width indication specifying whether read responses received at the selected egress port have a narrower data width than read responses to be provided to the requesting node by the predetermined type of ingress port, and controls allocation of resource for handling the read-triggering request or the at least one read response depending on the relative data width indication.Type: GrantFiled: December 21, 2017Date of Patent: October 8, 2019Assignee: ARM LimitedInventors: Arthur Brian Laughton, Sean James Salisbury, Chiranjeev Acharya, Eduard Vardanyan