Patents by Inventor James W. Grace
James W. Grace has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6952623Abstract: An integrated circuit (IC) chip contains a small non-volatile “ID” memory such as an FeRAM array that stores information associated with manufacturing, testing, and performance of the IC chip. The stored information can include but is not limited to a serial number, a wafer ID, a batch ID, a date code, chip history, test data, and performance information. The storing information on the chip eliminates any difficulty in matching the information with the IC chip and provides a flexible permanent record of any information the manufacturer may find useful. The ID memory thus permits tracking and identification of ICs to a degree that was not previously practical. Additionally, a self-test can compare prior test results stored in the ID memory to current self-test results to detect defects or to select operating parameters of the integrated circuit.Type: GrantFiled: July 2, 2002Date of Patent: October 4, 2005Assignees: Texas Instruments, Inc., Agilent Technologies, Inc.Inventors: Hugh P. McAdams, James W. Grace, Ralph H. Lanham
-
Patent number: 6735106Abstract: A memory such as a FeRAM implements accelerated fatigue operations that simultaneously change the storage state of large numbers of memory cells and can be rapidly repeated. In one embodiment, the FeRAM includes multiple segments with plate lines in each segment being isolated from plate lines in other segments. A first fatigue operation uses standard read/write decoding for word lines but simultaneously activates all segments. A second fatigue operation activates all segments and all plate lines and exercises one row of memory cells in each plate line group. A third fatigue operation is similar to the second but cycles through rows in the plate line groups so that a number of repetitions of the third fatigue operation equally fatigue every FeRAM cell.Type: GrantFiled: July 2, 2002Date of Patent: May 11, 2004Assignees: Agilent Technologies, Inc., Texas Instruments, Inc.Inventors: Juergen T. Rickes, Hugh P. McAdams, James W. Grace, John Y. Fong, Ralph H. Lanham
-
Patent number: 6704218Abstract: A comparator-type sense amplifier compares a constant voltage that was read out of a FeRAM cell to a sequence of reference voltage levels. A multiple-comparison operation includes (a) reading out data to a bit line, (b) applying a first/next reference voltage, (c) comparing the bit line voltage to the applied reference voltage, and (d) repeating steps (b) and (c) one or more times. The multiple comparison operation can be used to characterize operation of an FeRAM cell, predict or detect an FeRAM cell that may introduce a bit error, or to read a multi-bit value from an FeRAM cell.Type: GrantFiled: April 2, 2002Date of Patent: March 9, 2004Assignees: Agilent Technologies, Inc., Texas Instruments, Inc.Inventors: Juergen T. Rickes, Hugh P. McAdams, James W. Grace
-
Publication number: 20040004854Abstract: A memory such as a FeRAM implements accelerated fatigue operations that simultaneously change the storage state of large numbers of memory cells and can be rapidly repeated. In one embodiment, the FeRAM includes multiple segments with plate lines in each segment being isolated from plate lines in other segments. A first fatigue operation uses standard read/write decoding for word lines but simultaneously activates all segments. A second fatigue operation activates all segments and all plate lines and exercises one row of memory cells in each plate line group. A third fatigue operation is similar to the second but cycles through rows in the plate line groups so that a number of repetitions of the third fatigue operation equally fatigue every FeRAM cell.Type: ApplicationFiled: July 2, 2002Publication date: January 8, 2004Inventors: Juergen T. Rickes, Hugh P. McAdams, James W. Grace, John Y. Fong, Ralph H. Lanham
-
Publication number: 20040006404Abstract: An integrated circuit (IC) chip contains a small non-volatile “ID” memory such as an FeRAM array that stores information associated with manufacturing, testing, and performance of the IC chip. The stored information can include but is not limited to a serial number, a wafer ID, a batch ID, a date code, chip history, test data, and performance information. The storing information on the chip eliminates any difficulty in matching the information with the IC chip and provides a flexible permanent record of any information the manufacturer may find useful. The ID memory thus permits tracking and identification of ICs to a degree that was not previously practical.Type: ApplicationFiled: July 2, 2002Publication date: January 8, 2004Inventors: Hugh P. McAdams, James W. Grace
-
Patent number: 6667896Abstract: An integrated circuit device includes a two-dimensional array of ferroelectric memory cells in which plate lines within the array are grouped. The grouping of plate lines accommodates the use of larger plate line drivers, such as CMOS driver inverters. Each plate line group may include some but not all of the rows of memory cells and some but not all of the columns of memory cells within the array.Type: GrantFiled: May 24, 2002Date of Patent: December 23, 2003Assignees: Agilent Technologies, Inc., Texas Instruments, Inc.Inventors: Juergen T. Rickes, Hugh P. McAdams, James W. Grace, Scott R. Summerfelt, Ralph H. R. Lanham
-
Publication number: 20030218898Abstract: An integrated circuit device includes a two-dimensional array of ferroelectric memory cells in which plate lines within the array are grouped. The grouping of plate lines accommodates the use of larger plate line drivers, such as CMOS driver inverters. Each plate line group may include some but not all of the rows of memory cells and some but not all of the columns of memory cells within the array.Type: ApplicationFiled: May 24, 2002Publication date: November 27, 2003Inventors: Juergen T. Rickes, Hugh P. McAdams, James W. Grace, Scott R. Summerfelt, Ralph H.R. Lanham
-
Publication number: 20030185040Abstract: A comparator-type sense amplifier compares a constant voltage that was read out of a FeRAM cell to a sequence of reference voltage levels. A multiple-comparison operation includes (a) reading out data to a bit line, (b) applying a first/next reference voltage, (c) comparing the bit line voltage to the applied reference voltage, and (d) repeating steps (b) and (c) one or more times. The multiple comparison operation can be used to characterize operation of an FeRAM cell, predict or detect an FeRAM cell that may introduce a bit error, or to read a multi-bit value from an FeRAM cell.Type: ApplicationFiled: April 2, 2002Publication date: October 2, 2003Inventors: Juergen T. Rickes, Hugh P. McAdams, James W. Grace
-
Patent number: 6590799Abstract: A method and circuit for measuring a charge distribution for readout from FeRAM cells is fast enough for an on-chip defect detection and parameter adjustment. A comparator-type sense amplifier and a reference voltage generator measure a bit line charge or voltage using one readout of charge from an FeRAM cell and comparisons of the resulting bit line voltage to a series of reference voltages. A series of result signals from the sense amplifier indicates when the bit line voltage is approximately equal to the reference voltage. The results signals can be output for analysis and/or used internally for defect detection or setting of operating parameters such as a reference used during read operations.Type: GrantFiled: May 29, 2002Date of Patent: July 8, 2003Assignees: Agilent Technologies, Inc., Texas Instruments, Inc.Inventors: Juergen T. Rickes, Hugh P. McAdams, James W. Grace, John Y. Fong, Ralph H. Lanham
-
Publication number: 20030095456Abstract: A sensing circuit with independent write-back capability includes a write back function block having a write-back output signal, a sense amplifier that receives an input and a reference signal. The sense amplifier generates an output signal and the write back function block further receives this output signal. An optional data buffer also receives the output signal.Type: ApplicationFiled: November 16, 2001Publication date: May 22, 2003Inventors: Jurgen T. Rickes, Hugh P. McAdams, James W. Grace
-
Patent number: 6563753Abstract: A sensing circuit with independent write-back capability includes a write back function block having a write-back output signal, a sense amplifier that receives an input and a reference signal. The sense amplifier generates an output signal and the write back function block further receives this output signal. An optional data buffer also receives the output signal.Type: GrantFiled: November 16, 2001Date of Patent: May 13, 2003Assignee: Agilent Technologies, Inc.Inventors: Jurgen T. Rickes, Hugh P. Mc Adams, James W Grace
-
Patent number: 6560160Abstract: A multi-port memory with an array that is implemented without the additional signal lines and transistors usually found in prior multi-port memories. The multi-port memory includes a port control circuit that senses accesses from different ports and sequences the accesses to the array. The multi-port memory also includes an input/output structure for holding data associated with the accesses as they are sequenced.Type: GrantFiled: November 13, 2000Date of Patent: May 6, 2003Assignee: Agilent Technologies, Inc.Inventor: James W. Grace
-
Patent number: 6118285Abstract: A system for testing the electrical conductivity of printed traces, on multiple surfaces, of a printed wiring board using non-contacting probes. The non-contact probes generate a plasma in a plasma generating chamber that is used to apply a voltage to the printed wiring board. A measurement circuit determines the magnitude of the voltage on the printed wiring board.Type: GrantFiled: March 6, 1998Date of Patent: September 12, 2000Assignee: Probot, IncInventors: Ronald W. Parker, James W. Grace, Gerald W. Siter, Eli K. Dabora, John T. Bahns, Baki Cetegen
-
Patent number: 5681764Abstract: A bipolar ink jet driver circuit includes a plurality of individual driver cells having a common collector and a resistive heater element. A common collector obviates the need for any isolation between adjacent driver cells. The driver cells each include two bipolar transistors configured as a Darlington pair, which drive an associated resistive heater element. The cells are grouped together to form individual driver circuits each having a control line for enabling each driver circuit. The cells within each driver circuit are individually addressable via address lines which are coupled to each of the driver elements. The resistive heater elements are actuated by enabling a driver circuit and addressing a driver cell within the enabled driver circuit.Type: GrantFiled: October 10, 1996Date of Patent: October 28, 1997Assignee: Hewlett-Packard CompanyInventors: Ulrich E. Hess, James W. Grace, James R. Hulings, Jaime H. Bohorquez
-
Patent number: 5642067Abstract: An integrated circuit pulse generator for per pin testing of electronic circuits. The pulse generator allows for independent adjustment of the slew rates of the rising and falling edges of the pulses. The pulse edges are generated by summing two separately controlled falling edge ramp generators. The circuit design of the pulse generator is structured to allow implementation with NPN transistors. The falling edge ramp generators operate by discharging a capacitor with a current source. The slew rates are varied by incrementally adding capacitance to the capacitor being discharged.Type: GrantFiled: July 26, 1995Date of Patent: June 24, 1997Inventor: James W. Grace
-
Patent number: 5598189Abstract: A bipolar ink jet driver circuit includes a plurality of individual driver cells having a common collector and a resistive heater element. A common collector obviates the need for any isolation between adjacent driver cells. The driver cells each include two bipolar transistors configured as a Darlington pair, which drive an associated resistive heater element. The cells are grouped together to form individual driver circuits each having a control line for enabling each driver circuit. The cells within each driver circuit are individually addressable via address lines which are coupled to each of the driver elements. The resistive heater elements are actuated by enabling a driver circuit and addressing a driver cell within the enabled driver circuit.Type: GrantFiled: September 7, 1993Date of Patent: January 28, 1997Assignee: Hewlett-Packard CompanyInventors: Ulrich E. Hess, James W. Grace, James R. Hulings, Jaime H. Bohorquez
-
Patent number: 5569951Abstract: Pin electronics for an IC tester are built as an integrated circuit for characterizing the electrical operation of a device under test (DUT) by applying a test voltage to each of the pins on the DUT and measuring each resulting current. Typically, an IC tester selects one of several measure resistors, applies a stimulus to a pin of the DUT using an input driver, and measures the current response of the DUT through the related measure resistor. Each measure resistor corresponds to a specific current range and measurement accuracy is proportional to the precision of the selected resistor. Each measure resistor is a series of precision integrated resistors having a very low leakage current. This provides for current measurements of high sensitivity.Type: GrantFiled: March 24, 1995Date of Patent: October 29, 1996Inventors: James W. Grace, David M. DiPietro
-
Patent number: 5543728Abstract: Pin electronics for an IC tester are built as an integrated circuit for testing the electrical operation of a device under test (DUT) by applying a test voltage to each of the pins on the DUT and measuring each resulting current. The tester uses diode switches instead of discrete relays to switch between measurement ranges. Leakage current, on the order of nanoamperes from a switch that is open or disabled, is dramatically reduced by reverse biasing the diodes in each diode switch about the switch's diode bridge output node by an equal amount so that the summed current at the output node is almost zero.Type: GrantFiled: June 15, 1993Date of Patent: August 6, 1996Inventors: James W. Grace, David M. DiPietro
-
Patent number: 5463315Abstract: Pin electronics for an IC tester are built as an integrated circuit for testing the electrical operation of a device under test (DUT) by applying a test voltage to each of the pins on the DUT and measuring each resulting current. Typically, when the tester switches between the internal measure resistors, a voltage spike occurs on the pin of the DUT of a magnitude that may severely damage the sensitive circuitry on the DUT. Voltage spike suppression is included in the circuitry to minimize the effects on the DUT of voltage spikes.Type: GrantFiled: June 15, 1993Date of Patent: October 31, 1995Assignee: Hewlett-Packard CompanyInventors: James W. Grace, David M. DiPietro
-
Patent number: 5428297Abstract: Pin electronics for an IC tester are built as an integrated circuit for characterizing the electrical operation of a device under test (DUT) by applying a test voltage to each of the pins on the DUT and measuring each resulting current. Typically, an IC tester selects one of several measure resistors, applies a stimulus to a pin of the DUT using an input driver, and measures the current response of the DUT through the related measure resistor. Each measure resistor corresponds to a specific current range and measurement accuracy is proportional to the precision of the selected resistor. Each measure resistor is a series of precision integrated resistors having a very low leakage current. This provides for current measurements of high sensitivity.Type: GrantFiled: June 15, 1993Date of Patent: June 27, 1995Inventors: James W. Grace, David M. DiPietro