Patents by Inventor James Yoder
James Yoder has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11803441Abstract: Techniques regarding calibrating one or more quantum decoder algorithms are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a correlation inversion decoder component that can calibrate a quantum decoder algorithm for decoding a quantum error-correcting code by estimating hyperedge probabilities of a decoding hypergraph that are consistent with a syndrome dataset.Type: GrantFiled: September 30, 2021Date of Patent: October 31, 2023Assignee: International Business Machines CorporationInventors: Edward Hong Chen, Andrew W. Cross, Youngseok Kim, Neereja Sundaresan, Maika Takita, Antonio Corcoles-Gonzalez, Theodore James Yoder
-
Publication number: 20230299791Abstract: Techniques regarding quantum error correction are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a maximum-likelihood decoder component that executes a maximum-likelihood decoding algorithm to determine an error correction based on a decoding hypergraph that characterizes error-sensitive events associated with a quantum error-correcting code executed on a quantum circuit.Type: ApplicationFiled: May 25, 2023Publication date: September 21, 2023Inventor: Theodore James Yoder
-
Publication number: 20230291419Abstract: Techniques regarding quantum error correction are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a maximum-likelihood decoder component that executes a maximum-likelihood decoding algorithm to determine an error correction based on a decoding hypergraph that characterizes error-sensitive events associated with a quantum error-correcting code executed on a quantum circuit.Type: ApplicationFiled: March 11, 2022Publication date: September 14, 2023Inventor: Theodore James Yoder
-
Patent number: 11736122Abstract: Techniques regarding quantum error correction are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a maximum-likelihood decoder component that executes a maximum-likelihood decoding algorithm to determine an error correction based on a decoding hypergraph that characterizes error-sensitive events associated with a quantum error-correcting code executed on a quantum circuit.Type: GrantFiled: March 11, 2022Date of Patent: August 22, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Theodore James Yoder
-
Publication number: 20230236999Abstract: A chip-to-chip interface of a multi-chip module (MCM), including: bidirectional data links for transmitting data signals and a direction indicator bit, wherein the direction indicator bit switches a direction of the bidirectional data links in real-time; a clock link for transmitting a clock signal common to the bidirectional data links, wherein the data and clock links are comprised of conductive traces between the chips and laid out to be of substantially equal length; and a clock driver means having a digitally programmable clock signal delay.Type: ApplicationFiled: December 26, 2020Publication date: July 27, 2023Inventors: Kameran Azadet, Wee Liew, Ramani Tatikola, Edwin Thaller, Patrick Torta, Yu-Shan Wang, Georg Weber, James Yoder
-
Publication number: 20230196156Abstract: Techniques regarding compiling quantum circuits with parallelized entangled measurements are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a circuit compilation component that can compile one or more quantum circuits for a hybrid quantum-classical algorithm. The one or more quantum circuits can include a mid-circuit operation to parallelize entangled measurements.Type: ApplicationFiled: December 22, 2021Publication date: June 22, 2023Inventors: Edward Hong Chen, Andrew Eddins, Theodore James Yoder
-
Publication number: 20230094612Abstract: Techniques regarding calibrating one or more quantum decoder algorithms are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a correlation inversion decoder component that can calibrate a quantum decoder algorithm for decoding a quantum error-correcting code by estimating hyperedge probabilities of a decoding hypergraph that are consistent with a syndrome dataset.Type: ApplicationFiled: September 30, 2021Publication date: March 30, 2023Inventors: Edward Hong Chen, Andrew W. Cross, Youngseok Kim, Neereja Sundaresan, Maika Takita, Antonio Corcoles-Gonzalez, Theodore James Yoder
-
Patent number: 11455207Abstract: A method of error correction for a quantum computer includes identifying each of a plurality of physical qubits arranged in a lattice pattern over a surface in a quantum processor of the quantum computer as a one of a data qubit, an ancilla qubit or a flag qubit to define a plurality of data qubits, ancilla qubits and flag qubits. Each pair of interacting data qubits interact with a flag qubit and adjacent flag qubits both interact with a common ancilla qubit. The method further includes performing measurements of weight-four stabilizers, weight-two stabilizers, or both of a surface code formed using at least a sub-plurality of the plurality of physical qubits, or performing measurements of weight-four Bacon-Shor type gauge operators; and correcting fault-tolerantly quantum errors in one or more of the at least sub-plurality of physical qubits based on a measurement from at least one flag qubit.Type: GrantFiled: July 15, 2019Date of Patent: September 27, 2022Assignee: International Business Machines CorporationInventors: Christopher Chamberland, Guanyu Zhu, Theodore James Yoder, Andrew W. Cross
-
Patent number: 11449783Abstract: Techniques regarding encoding a quantum circuit to a trivalent lattice scheme to identify flag qubit outcomes are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a graph component that can encode a quantum circuit to a trivalent lattice that maps an ancilla qubit to a plurality of data qubits via a plurality of flag qubits based on a connectivity scheme of the quantum circuit.Type: GrantFiled: October 23, 2019Date of Patent: September 20, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christopher Chamberland, Theodore James Yoder, Andrew W. Cross, Guanyu Zhu
-
Publication number: 20210125094Abstract: Techniques regarding encoding a quantum circuit to a trivalent lattice scheme to identify flag qubit outcomes are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a memory that can store computer executable components. The system can also comprise a processor, operably coupled to the memory, and that can execute the computer executable components stored in the memory. The computer executable components can comprise a graph component that can encode a quantum circuit to a trivalent lattice that maps an ancilla qubit to a plurality of data qubits via a plurality of flag qubits based on a connectivity scheme of the quantum circuit.Type: ApplicationFiled: October 23, 2019Publication date: April 29, 2021Inventors: Christopher Chamberland, Theodore James Yoder, Andrew W. Cross, Guanyu Zhu
-
Publication number: 20210019223Abstract: A method of error correction for a quantum computer includes identifying each of a plurality of physical qubits arranged in a lattice pattern over a surface in a quantum processor of the quantum computer as a one of a data qubit, an ancilla qubit or a flag qubit to define a plurality of data qubits, ancilla qubits and flag qubits. Each pair of interacting data qubits interact with a flag qubit and adjacent flag qubits both interact with a common ancilla qubit. The method further includes performing measurements of weight-four stabilizers, weight-two stabilizers, or both of a surface code formed using at least a sub-plurality of the plurality of physical qubits, or performing measurements of weight-four Bacon-Shor type gauge operators; and correcting fault-tolerantly quantum errors in one or more of the at least sub-plurality of physical qubits based on a measurement from at least one flag qubit.Type: ApplicationFiled: July 15, 2019Publication date: January 21, 2021Inventors: Christopher Chamberland, Guanyu Zhu, Theodore James Yoder, Andrew W. Cross
-
Patent number: 10589927Abstract: A waste disposal device for sealing waste and a cassette for dispensing film are disclosed. The waste disposal device comprises first and second rollers, each comprising first and second end portions and a joining portion therebetween. The end portions of the first and second rollers are arranged to receive and seal first and second film portions therebetween as the first and second rollers rotate. The joining portions of the first and second rollers are arranged to define an aperture for receiving waste in a first rotary configuration of the rollers and to seal the first and second film portions therebetween in a second rotary configuration of the first and second rollers. The cassette comprises first and second portions comprising respective first and second film dispensers. The first portion is mechanically connected to the second portion. The cassette is moveable between a first, compact configuration and a second, extended configuration.Type: GrantFiled: May 28, 2013Date of Patent: March 17, 2020Assignee: SANGENIC INTERNATIONAL LTD.Inventors: Paul Schofield, Douglas Begg, Andrew Mattocks, Matthew James Brady, Benjamin John Strutt, Andrew Julian Stockdale, Nicholas Martin Broadbent, Kenneth Waeber, Benjamin Krupp, Kenneth Hogue, James Yoder, David Tekamp
-
Publication number: 20150151908Abstract: A waste disposal device for sealing waste and a cassette for dispensing film are disclosed. The waste disposal device comprises first and second rollers, each comprising first and second end portions and a joining portion therebetween. The end portions of the first and second rollers are arranged to receive and seal first and second film portions therebetween as the first and second rollers rotate. The joining portions of the first and second rollers are arranged to define an aperture for receiving waste in a first rotary configuration of the rollers and to seal the first and second film portions therebetween in a second rotary configuration of the first and second rollers. The cassette comprises first and second portions comprising respective first and second film dispensers. The first portion is mechanically connected to the second portion. The cassette is moveable between a first, compact configuration and a second, extended configuration.Type: ApplicationFiled: May 28, 2013Publication date: June 4, 2015Inventors: Paul Schofield, Douglas Begg, Andrew Mattocks, Matthew James Brady, Benjamin John Strutt, Andrew Julian Stockdale, Nicholas Martin Broadbent, Kenneth Waeber, Benjamin Krupp, Kenneth Hogue, James Yoder, David Tekamp
-
Publication number: 20080021793Abstract: According to the invention, a method for creating an electronic greeting card enclosing an electronic gift is disclosed. In one step, the electronic greeting card selection is received from a sender along with a selection of at least one of a type of electronic gift, an amount for the electronic gift, and an identifier for a receiver of the electronic gift. Payment for the electronic gift is received from a money handler chosen by the sender. A code indicative of the electronic gift is received, whereby the code facilitates redemption of the electronic gift. The code is embedded in the electronic greeting card.Type: ApplicationFiled: August 1, 2007Publication date: January 24, 2008Applicant: First Data CorporationInventors: Peter Karas, James Cowell, James Yoder, Matt Golub, Aamer Baig
-
Publication number: 20070109164Abstract: Digital correction of multibit ADAC nonlinearities for error feedback DACs is provided. The integral nonlinearity (INL) error of the multibit ADAC is estimated (on line or off line) by a low-resolution calibration ADC (CADC) and stored in a random-access memory (RAM) table. The INL values are then used to compensate for the ADAC's distortion in the digital domain. When this compensation is combined with mismatch-shaping techniques such as DWA, the resolution requirement for CADC can be relaxed significantly. The implementation of the proposed correction circuit for error-feedback modulators is inherently simple, since the correction only needs a digital summation without any additional digital filtering.Type: ApplicationFiled: May 8, 2006Publication date: May 17, 2007Inventors: Jesus Arias, Peter Kiss, Johannes Ransijn, James Yoder
-
Publication number: 20070003055Abstract: The invention provides a single digital communication link between system-side and line-side circuitry in a DAA, capable both of carrying data signals and of transferring a substantial amount of power to the line-side circuitry. The invention comprises a system-side interface circuit, a line-side interface circuit, and an isolation barrier including a transformer. Each interface circuit is capable of connection to an upstream communication circuit (either line-side or system-side), from which it may receive data signals to be transmitted across the isolation barrier to the other interface circuit, and to which it may pass data signals received across the isolation barrier from the other interface circuit. The line-side interface circuit may further include a rectifier and a storage device.Type: ApplicationFiled: June 23, 2005Publication date: January 4, 2007Applicant: Agere Systems, Inc.Inventors: Boris Bark, Brad Grande, Peter Kiss, Johannes Ransijn, James Yoder
-
Publication number: 20070003054Abstract: The invention provides a single digital communication link between system-side and line-side circuitry in a DAA, capable both of carrying data signals and of transferring a substantial amount of power to the line-side circuitry. The invention comprises a system-side interface circuit, a line-side interface circuit, and an isolation barrier including a transformer. Each interface circuit is capable of connection to an upstream communication circuit (either line-side or system-side), from which it may receive data signals to be transmitted across the isolation barrier to the other interface circuit, and to which it may pass data signals received across the isolation barrier from the other interface circuit. The line-side interface circuit may further include a rectifier and a storage device.Type: ApplicationFiled: June 23, 2005Publication date: January 4, 2007Applicant: Agere Systems, Inc.Inventors: Johannes Ransijn, Boris Bark, James Yoder, Peter Kiss
-
Publication number: 20060291545Abstract: The invention provides a communication protocol and serial interface having an approximately fixed interface clock and capable of accommodating a variety of communication rates. The interface employs a variable-length frame that may be expanded or reduced to obtain a desired communication rate, even though the interface clock rate is held approximately constant. The invention further provides a method for designing an agile barrier interface. In particular, the barrier clock rate is preferably selected to be an approximate common multiple of the various communication rates that the barrier interface must handle. The frame length corresponding to each communication rate may then be obtained by dividing the barrier clock rate by the ?? rate. Finally, the invention provides an agile barrier capable of communicating data across a serial interface at a variety of data rates and at an approximately fixed interface clock rate.Type: ApplicationFiled: August 17, 2005Publication date: December 28, 2006Applicant: Agere Systems, Inc.Inventors: King-Hon Lau, Johannes Ransijn, Harold Simmonds, James Yoder