Patents by Inventor Jan Sonsky
Jan Sonsky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8390077Abstract: A semiconductor device includes a semiconductor substrate having a first portion and a second portion and a first transistor of a first type formed in the first portion of the substrate, the first transistor being operable at a first voltage, and the first transistor including a doped channel region of a second type opposite of the first type. The semiconductor device also includes a second transistor of the second type formed in the second portion of the substrate, the second transistor being operable at a second voltage greater than the first voltage, the second transistor including an extended doped feature of the second type. Further, the semiconductor device includes a well of the first type in the semiconductor substrate under a gate of the second transistor, wherein the well does not extend directly under the extended doped feature and the extended doped feature does not extend directly under the well.Type: GrantFiled: July 30, 2012Date of Patent: March 5, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jan Sonsky, Anco Heringa
-
Patent number: 8373227Abstract: A semiconductor device comprises a substrate including a first region and a second region of a first conductivity type and a third region between the first and second regions of a second conductivity type opposite to the first conductivity type, and being covered by a dielectric layer. A plurality of trenches laterally extend between the third and second region, are filled with an insulating material, and are separated by active stripes with a doping profile having a depth not exceeding the depth of the trenches wherein each trench terminates before reaching the dielectric layer and is separated from the third region by a substrate portion such that the respective boundaries between the substrate portions and the trenches are not covered by the dielectric layer. A method for manufacturing such a semiconductor device is also disclosed.Type: GrantFiled: October 6, 2009Date of Patent: February 12, 2013Assignee: NXP B.V.Inventors: Jan Sonsky, Anco Heringa
-
Publication number: 20120299112Abstract: A semiconductor device includes a semiconductor substrate having a first portion and a second portion and a first transistor of a first type formed in the first portion of the substrate, the first transistor being operable at a first voltage, and the first transistor including a doped channel region of a second type opposite of the first type. The semiconductor device also includes a second transistor of the second type formed in the second portion of the substrate, the second transistor being operable at a second voltage greater than the first voltage, the second transistor including an extended doped feature of the second type. Further, the semiconductor device includes a well of the first type in the semiconductor substrate under a gate of the second transistor, wherein the well does not extend directly under the extended doped feature and the extended doped feature does not extend directly under the well.Type: ApplicationFiled: July 30, 2012Publication date: November 29, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jan Sonsky, Anco Heringa
-
Patent number: 8247280Abstract: A method of fabricating a semiconductor device is provided that includes providing a semiconductor substrate having a first portion and a second portion, forming a first transistor in the first portion of the substrate, the first transistor being operable at a first voltage, and forming a second transistor in the second portion of the substrate, the second transistor being operable at a second voltage greater than the first voltage. The formation of the second transistor includes forming an extended feature of the second transistor with a photomask that is used to adjust a threshold voltage of the first transistor.Type: GrantFiled: October 20, 2009Date of Patent: August 21, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jan Sonsky, Anco Heringa
-
Publication number: 20110204872Abstract: A sensor device (100, 2800) for detecting particles, the sensor device (100, 2800) comprising a substrate (102), a first doped region (104) formed in the substrate (102) by a first dopant of a first type of conductivity, a second doped region (106, 150) formed in the substrate (102) by a second dopant of a second type of conductivity which differs from the first type of conductivity, a depletion region (108) at a junction between the first doped region (104) and the second doped region (106, 150), a sensor active region (110) adapted to influence a property of the depletion region (108) in the presence of the particles, and a detection unit (112) adapted to detect the particles based on an electric measurement performed upon application of a predetermined reference voltage between the first doped region (104) and the second doped region (106, 150), the electric measurement being indicative of the presence of the particles in the sensor active region (110).Type: ApplicationFiled: March 9, 2009Publication date: August 25, 2011Applicant: NXP B.V.Inventors: Evelyne Gridelet, Almudena Huerta, Pierre Goarin, Jan Sonsky
-
Publication number: 20110198691Abstract: A semiconductor device eg. a MOSFET (1) comprising a substrate (40) including a first region (18) and a second region (16) of a first conductivity type and a third region (42) between the first and second regions of a type opposite to the first conductivity type, and being covered by a dielectric layer (20), a plurality of trenches (12) laterally extending between the third and second region, said trenches being filled with an insulating material, and being separated by active stripes (14) comprising a doping profile having a depth not exceeding the depth of the trenches wherein each trench terminates before reaching the dielectric layer (20),namely is separated from the third region by a substrate portion (26) such that the respective boundaries between the substrate portions and the trenches are not covered by the dielectric layer. A method for manufacturing such a semiconductor device is also disclosed.Type: ApplicationFiled: October 6, 2009Publication date: August 18, 2011Applicant: NXP B.V.Inventors: Jan Sonsky, Anco Heringa
-
Patent number: 7956399Abstract: The invention relates to a semiconductor device (10) with a substrate (11) and a semiconductor body (12) of silicon which comprises an active region (A) with a transistor (T) and a passive region (P) surrounding the active region (A) and which is provided with a buried conducting region (1) of a metallic material that is connected to a conductive region (2) of a metallic material sunken from the surface of the semiconductor body (12), by which the buried conductive region (1) is made electrically connectable at the surface of the semiconductor body (12). According to the invention, the buried conducting region (1) is made at the location of the active region (A) of the semiconductor body (12). In this way, a very low buried resistance can be locally created in the active region (A) in the semiconductor body (12), using a metallic material that has completely different crystallographic properties from the surrounding silicon. This is made possible by using a method according to the invention.Type: GrantFiled: June 22, 2006Date of Patent: June 7, 2011Assignee: NXP B.V.Inventors: Wibo Daniel Van Noort, Jan Sonsky, Philippe Meunier-Beillard, Erwin Hijzen
-
Publication number: 20110101452Abstract: A trench-gate semiconductor device configuration is provided which is suitable for incorporation in integrated circuits, together with methods for its manufacture. A self-aligned drain region (12a) is provided below the device trench (18). The manufacturing methods include etching an initial trench into a semiconductor body (8), and annealing so as to cause migration of material such that a shallower trench with a cavity (36) below it are formed. The drain region is then formed in the cavity.Type: ApplicationFiled: May 20, 2009Publication date: May 5, 2011Applicant: NXP B.V.Inventors: Jan Sonsky, Eero Saarnilehto
-
Publication number: 20110089498Abstract: A method of fabricating a semiconductor device is provided that includes providing a semiconductor substrate having a first portion and a second portion, forming a first transistor in the first portion of the substrate, the first transistor being operable at a first voltage, and forming a second transistor in the second portion of the substrate, the second transistor being operable at a second voltage greater than the first voltage. The formation of the second transistor includes forming an extended feature of the second transistor with a photomask that is used to adjust a threshold voltage of the first transistor.Type: ApplicationFiled: October 20, 2009Publication date: April 21, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jan Sonsky, Anco Heringa
-
Publication number: 20110084356Abstract: The present invention discloses a method of forming a local buried layer (32) in a silicon substrate (10), comprising forming a plurality of trenches (12, 22) in the substrate, including a first trench (22) having a width preventing sealing of the first trench in a silicon migration anneal step and at least one further trench (12) connected to the first trench; exposing the substrate (10) to said anneal step, thereby converting the at least one further trench (12) by means of silicon migration into at least one tunnel (16) accessible via the first trench (22); and forming the local buried layer (32) by filling the at least one tunnel (16) with a material (26, 28, 46) via the first trench (22). Preferably, the method is used to form a semiconductor device having a local buried layer (32) comprising a doped epitaxial silicon plug (26), said plug and the first trench (22) being filled with a material (28) having a higher conductivity than the doped epitaxial silicon (26).Type: ApplicationFiled: May 20, 2009Publication date: April 14, 2011Applicant: NXP B.V.Inventors: Eero Saarnilehto, Jan Sonsky
-
Patent number: 7923345Abstract: A method of manufacturing a semiconductor device wherein a laminate structure comprising a sacrificial layer is sandwiched between two etch stop layers (8,11) and which separates a semiconductor membrane (9) from a bulk substrate (1) is used to provide an underetched structure. Access trenches (4) and support trenches (5) are formed in the layered structure through the thickness of the semiconductor layer (9) and through the upper etch stop layer (8). The support trenches extend deeper through the sacrificial layer (12) and the lower etch stop layer and are filled. The sacrificial layer is exposed and etched away selectively to the etch stop layers to form a cavity (30) and realise a semiconductor membrane which is attached to the bulk substrate via a vertical support structure comprising the filled support trenches.Type: GrantFiled: December 18, 2006Date of Patent: April 12, 2011Assignee: NXP B.V.Inventors: Jan Sonsky, Wibo D. Van Noort
-
Publication number: 20110079848Abstract: A field effect transistor semiconductor device configuration is described, which is particularly suitable for use in DC: DC converters associated with logic circuitry. The device includes a first gate electrode (18) which extends adjacent to its channel-accommodating region (14) and a second, dummy gate electrode (30) which extends adjacent to the drain drift region (12). The second gate electrode is electrically connected to the first gate electrode and serves to reduce the on-resistance of the device and improve its reliability by reducing hot carrier degradation.Type: ApplicationFiled: May 20, 2009Publication date: April 7, 2011Applicant: NXP B.V.Inventors: Jan Sonsky, Almudena Huerta
-
Patent number: 7919364Abstract: A FinFET and methods for its manufacture are provided. The method of the invention provides an elegant process for manufacturing FinFETs with separated gates. It is compatible with a wide range of dielectric materials and gate electrode materials, providing that the gate electrode material(s) can be deposited conformally. Provision of at least one upstanding structure (or “dummy fin”) (40) on each side of the fin (4) serves to locally increase the thickness of the gate electrode material layer (70). In particular, as the shortest distance between each upstanding structure (40) and the respective side of the fin (4) is arranged in accordance with the invention to be less than twice the thickness of the conformal layer, the thickness of the gate electrode material layer (70) all the way across this distance between each upstanding structure (40) and the fin (4) is increased relative to that over planar regions of the substrate (2).Type: GrantFiled: July 9, 2007Date of Patent: April 5, 2011Assignee: NXP B.V.Inventors: Jan Sonsky, Gerben Doornbos
-
Patent number: 7906388Abstract: A semiconductor device is formed by forming a second trench 120 at the base of a first trench 18, depositing insulator 124 at the base of the second trench 120, and then etching cavities 26 laterally from the sidewalls of the second trench, but not the base which is protected by insulator 124. The invention may in particular be used to form semiconductor devices with cavities under the active components, or by filling the cavities to form silicon on insulator or silicon on conductor devices.Type: GrantFiled: April 12, 2006Date of Patent: March 15, 2011Assignee: NXP B.V.Inventor: Jan Sonsky
-
Patent number: 7897478Abstract: A method of making a semiconductor device includes forming shallow trench isolation structures in a semiconductor device layer. The shallow trench isolation structures are U- or O- shaped enclosing field regions formed of the semiconductor device layer which is doped and/or silicided to be conducting. The semiconductor device may include an extended drain region or drift region and a drain region. An insulated gate may be provided over the body region. A source region may be shaped to have a deep source region and a shallow source region. A contact region of the same conductivity type as the body may be provided adjacent to the deep source region. The body extends under the shallow source region to contact the contact region.Type: GrantFiled: December 18, 2006Date of Patent: March 1, 2011Assignee: NXP B.V.Inventor: Jan Sonsky
-
Publication number: 20110006369Abstract: The present invention relates to a method for fabricating a FinFET on a substrate. The method comprises providing a substrate with an active semiconductor layer on an insulator layer, and concurrently fabricating trench isolation regions in the active semiconductor layer for electrically isolating different active regions in the active semiconductor layer from each other, and trench gate-isolation regions in the active semiconductor layer for electrically isolating at least one gate region of the FinFET in the active semiconductor layer from a fin-shaped channel region of the FinFET in the active semiconductor layer.Type: ApplicationFiled: March 20, 2009Publication date: January 13, 2011Applicant: NXP B.V.Inventors: Jan Sonsky, Anco Heringa
-
Publication number: 20100314684Abstract: The present invention relates to a FinFET with separate gates and to a method for fabricating the same. A dielectric gate-separation layer between first and second gate electrodes has an extension in a direction pointing from a first to a second gate layer that is smaller than a lateral extension of the fin between its opposite lateral faces. This structure corresponds with a processing method that starts from a covered basic FinFET structure with a continuous first gate layer, and proceeds to remove parts of the first gate layer and of a first gate-isolation layer through a contact opening to the gate layer. Subsequently, a replacement gate-isolation layer that at the same time forms the gate separation layer fabricated, followed by filling the tunnel with a replacement gate layer and a metal filling.Type: ApplicationFiled: February 9, 2009Publication date: December 16, 2010Applicant: NXP B.V.Inventors: Jan Sonsky, Radu Surdeanu
-
Patent number: 7825011Abstract: The invention relates to a method of manufacturing a semiconductor device (10) comprising a substrate (11) and a semiconductor body (12) in which at least one semiconductor element (1) is formed, wherein on the substrate (11) a semiconductor layer (2) is formed comprising a mixed crystal of silicon and germanium, further called the silicon-germanium layer (2) and having a lower surface close to the substrate (11) and an upper surface more remote from the substrate (11), and wherein the silicon-germanium layer (2) is subjected to an oxidizing treatment at a surface of the silicon-germanium layer (2) while the other surface of the silicon-germanium layer (2) is protected against the oxidizing treatment by a blocking layer (3).Type: GrantFiled: April 28, 2006Date of Patent: November 2, 2010Assignee: NXP B.V.Inventors: Philippe Meunier-Beillard, Jan Sonsky
-
Patent number: 7808050Abstract: A semiconductor device includes at least one active component (18) having a p-n junction (26) on the semiconductor substrate in an active region (19) of the semiconductor substrate (4). A shallow trench isolation pattern is used to form a plurality of longitudinally extending shallow trenches (12) containing insulator (14). These trenches define a plurality of longitudinal active stripes (10) between the shallow trenches (12). The shallow trench isolation depth (ds?) is greater than the junction depth (dsO of the longitudinal active stripes and the width (wsO of the active stripes (10) is less than the depletion length (ldepi) of the p-n junction.Type: GrantFiled: June 14, 2006Date of Patent: October 5, 2010Assignee: NXP B.V.Inventors: Jan Sonsky, Anco Heringa
-
Publication number: 20100244125Abstract: A power semiconductor device comprises a conductive gate, provided in an upper part of a trench (11) formed in a semiconductor substrate (1), and a conductive field plate, extending in the trench, parallel to the conductive gate, to a depth greater that the conductive gate. The field plate is insulated from the walls and bottom of the trench by a field plate insulating layer that is thicker than the gate insulating layer. In one embodiment, the field plate is insulated within the trench from the gate. Impurity doped regions of a first conductivity type are provided at the surface of the substrate adjacent the first and second sides of the trench and form source and drain regions, and a body region (7) of second conductivity type is formed under the source region on the first side of the trench (11). The conductive gate is insulated from the body region (7) by a gate insulating layer. A method of making the semiconductor device is compatible with conventional CMOS processes.Type: ApplicationFiled: March 26, 2007Publication date: September 30, 2010Applicant: NXP B.V.Inventors: Jan Sonsky, Gerhard Koops, Rob Van Dalen