Patents by Inventor Janice M. Adams
Janice M. Adams has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10700013Abstract: Aspects of the present disclosure provide an integrated circuit (IC) wafer having a plurality of circuit dies each bounded by a set of scribe lines. The IC structure includes: a plurality of reference features each respectively positioned in a first layer of one of the plurality of circuit dies. The reference feature of each circuit die is equidistant from a respective set of scribe lines for the circuit die, and a plurality of identification features each positioned in a second layer of one of the plurality of circuit dies. The reference feature of each circuit die has a distinct offset vector indicative of a positional difference between the identification feature for the circuit die and the reference feature for the circuit die, relative to the identification feature of each other circuit die.Type: GrantFiled: January 10, 2018Date of Patent: June 30, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Wen Liu, Sebastian T. Ventrone, Adam C. Smith, Janice M. Adams, Nazmul Habib
-
Publication number: 20190214348Abstract: Aspects of the present disclosure provide an integrated circuit (IC) wafer having a plurality of circuit dies each bounded by a set of scribe lines. The IC structure includes: a plurality of reference features each respectively positioned in a first layer of one of the plurality of circuit dies. The reference feature of each circuit die is equidistant from a respective set of scribe lines for the circuit die, and a plurality of identification features each positioned in a second layer of one of the plurality of circuit dies. The reference feature of each circuit die has a distinct offset vector indicative of a positional difference between the identification feature for the circuit die and the reference feature for the circuit die, relative to the identification feature of each other circuit die.Type: ApplicationFiled: January 10, 2018Publication date: July 11, 2019Inventors: Wen Liu, Sebastian T. Ventrone, Adam C. Smith, Janice M. Adams, Nazmul Habib
-
Patent number: 8024626Abstract: A method and system for repairing defective memory in a semiconductor chip. The chip has memory locations, redundant memory, and a central location for ordered fuses. The ordered fuses identify in compressed format defective sections of the memory locations. The defective sections are replaceable by sections of the redundant memory. The ordered fuses have an associated a fuse bit pattern of bits which sequentially represents the defective sections in the compressed format. The method and system determines the order in which the memory locations are wired together; designs a shift register of latches through the memory locations in accordance with the order in which the memory locations are wired together; and associates each of the latches with a corresponding bit of an uncompressed bit pattern from which the fuse bit pattern is derived. The uncompressed bit pattern comprises a sequence of bits, representing the defective sections in uncompressed format.Type: GrantFiled: October 24, 2006Date of Patent: September 20, 2011Assignee: International Business Machines CorporationInventors: Janice M. Adams, Frank O. Distler, Mark F. Ollive, Michael R. Ouellette, Jeannie H. Panner
-
Patent number: 7174486Abstract: A method and system for repairing defective memory in a semiconductor chip. The chip has memory locations, redundant memory, and a central location for ordered fuses. The ordered fuses identify in compressed format defective sections of the memory locations. The defective sections are replaceable by sections of the redundant memory. The ordered fuses have an associated a fuse bit pattern of bits which sequentially represents the defective sections in the compressed format. The method and system determines the order in which the memory locations are wired together; designs a shift register of latches through the memory locations in accordance with the order in which the memory locations are wired together; and associates each of the latches with a corresponding bit of an uncompressed bit pattern from which the fuse bit pattern is derived. The uncompressed bit pattern comprises a sequence of bits, representing the defective sections in uncompressed format.Type: GrantFiled: November 22, 2002Date of Patent: February 6, 2007Assignee: International Business Machines CorporationInventors: Janice M. Adams, Frank O. Distler, Mark F. Ollive, Michael R. Ouellette, Jeannie H. Panner
-
Patent number: 6931573Abstract: A method for design auditing by automating ways of auditing data produced by process steps is disclosed. The invention automates the process of auditing to account for complex methodology conditions. It also automates auditing of values of data produced by methodology steps. The invention provides a means of grouping task and information within a program and of preserving parent-child relationships.Type: GrantFiled: August 13, 2001Date of Patent: August 16, 2005Assignee: International Business Machines CorporationInventors: Janice M. Adams, Donald L. Hubbard, Jeannie H. Panner, Bruce D. Raymond
-
Publication number: 20040153900Abstract: A method and system for repairing defective memory in a semiconductor chip. The chip has memory locations, redundant memory, and a central location for ordered fuses. The ordered fuses identify in compressed format defective sections of the memory locations. The defective sections are replaceable by sections of the redundant memory. The ordered fuses have an associated a fuse bit pattern of bits which sequentially represents the defective sections in the compressed format. The method and system determines the order in which the memory locations are wired together; designs a shift register of latches through the memory locations in accordance with the order in which the memory locations are wired together; and associates each of the latches with a corresponding bit of an uncompressed bit pattern from which the fuse bit pattern is derived. The uncompressed bit pattern comprises a sequence of bits, representing the defective sections in uncompressed format.Type: ApplicationFiled: November 22, 2002Publication date: August 5, 2004Applicant: International Business Machines CorporationInventors: Janice M. Adams, Frank O. Distler, Mark F. Ollive, Michael R. Ouellette, Jeannie H. Panner
-
Publication number: 20030037315Abstract: A method for design auditing by automating ways of auditing data produced by process steps is disclosed. The invention automates the process of auditing to account for complex methodology conditions. It also automates auditing of values of data produced by methodology steps. The invention provides a means of grouping task and information within a program and of preserving parent-child relationships.Type: ApplicationFiled: August 13, 2001Publication date: February 20, 2003Applicant: International Business Machines CorporationInventors: Janice M. Adams, Donald L. Hubbard, Jeannie H. Panner, Bruce D. Raymond
-
Patent number: 6204713Abstract: An integrated circuit chip comprises a plurality of clock distribution sub-networks each including a clock input for receiving a clock signal, each of the clock distribution sub-networks having a capacitance, as seen from the clock input, substantially equivalent to others of the clock distribution sub-networks; and a structured clock buffer having a size based on a load of the clock distribution sub-networks, and providing the clock signal to the clock distribution sub-networks.Type: GrantFiled: January 4, 1999Date of Patent: March 20, 2001Assignee: International Business Machines CorporationInventors: Janice M. Adams, Keith M. Carrig, Roger P. Gregor, Daniel R. Menard