Patents by Inventor Jano D. Banks
Jano D. Banks has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10847021Abstract: Described herein are systems and methods for a media controller configured to associate data from a media device received using a media device interface with actions on the media devices. The associated data and actions may be used to build a media device interface command map. The media device interface command map may be used by the media controller to control the media device. A user interface provided by the media controller may thus be used to control disparate devices, allowing for a coordinated and consistent user experience across multiple media devices, even when they are from different manufacturers.Type: GrantFiled: April 3, 2017Date of Patent: November 24, 2020Assignee: Amazon Technologies, Inc.Inventors: Albert M. Scalise, Jano D. Banks, Andrew S. Brenner, Christopher D. Painter
-
Patent number: 9811878Abstract: Described herein are systems and methods of processing images comprising border features including, but not limited to letterboxing, pillarboxing, or windowboxing. Between the border features is primary content. The processing comprises scaling the primary content to increase prominence during presentation. Space unused during the presentation is filled with a revised border. Supplemental content may be presented in at least a portion of the revised border.Type: GrantFiled: September 4, 2012Date of Patent: November 7, 2017Assignee: AMAZON TECHNOLOGIES, INC.Inventors: Parag K. Garg, Jano D. Banks
-
Patent number: 9640067Abstract: Described herein are systems and methods for a media controller configured to associate data from a media device received using a media device interface with actions on the media devices. The associated data and actions may be used to build a media device interface command map. The media device interface command map may be used by the media controller to control the media device. A user interface provided by the media controller may thus be used to control disparate devices, allowing for a coordinated and consistent user experience across multiple media devices, even when they are from different manufacturers.Type: GrantFiled: September 4, 2012Date of Patent: May 2, 2017Assignee: Amazon Technologies, Inc.Inventors: Albert M. Scalise, Jano D. Banks, Andrew S. Brenner, Christopher D. Painter
-
Patent number: 8545035Abstract: The color patterned front light (CPFL) may be implemented by shining light through a side of a CPFL panel that is situated adjacent to and in front of a monochromic reflective display (MRD). The CPFL may direct one of red, green, blue, or white light through a rear surface of the panel and onto each of the pixels in the MRD. The pixels may be grouped in blocks, such as n-by-m or n-by-n blocks of pixels. The pixels in the block may be selectively activated by the MRD to either absorb the light or reflect the light shone on the respective pixel. By adjusting the representation of the pixels in the MRD, the block may appear to change color based on the colored light from the CPFL that is reflected outward from the display.Type: GrantFiled: March 31, 2011Date of Patent: October 1, 2013Assignee: Amazon Technologies, Inc.Inventors: Julien G. Beguin, Jano D. Banks, Kari Rinko, Ilya D. Rosenberg
-
Patent number: 7215376Abstract: A digital image enhancer includes a deinterlacing processor receptive to an interlaced video stream. The deinterlacing processor includes a first deinterlacer and a second deinterlacer and provides a deinterlaced video stream. The digital image enhancer also includes a video output processor receptive to the output of the deinterlaced video stream to provide a scaled, deinterlaced video stream. A portable DVD player including the digital video enhancer has a generally thin prismatic enclosure having a first major surface, a second major surface separated from said first major surface, and side surfaces connecting the first major surface to the second major surface. At least a portion of the first major surface includes a video display, and the enclosure includes a DVD entry port such that a DVD can be inserted into the enclosure.Type: GrantFiled: December 21, 2001Date of Patent: May 8, 2007Assignee: Silicon Image, Inc.Inventors: Dale R. Adams, Laurence A. Thompson, Jano D. Banks, David C. Buuck, Cheng Hwee Chee
-
Patent number: 6587158Abstract: A digital image processor includes an input buffer for storing raster-scanned data. A slice-buffer memory is coupled to the input buffer to store a portion of a vertical slice of said raster-scanned data. The vertical slice is processed by a vertical slice processor having an input coupled to the slice-buffer memory. The vertical slice processor reassembles the vertical slices into processed raster-scanned data in an output buffer that is coupled to the output of the vertical slice processor. The digital image processor preferably utilizes multiple sequential processing stages and processes the raster-scanned data along the horizontal axis of the vertical slices.Type: GrantFiled: July 22, 1999Date of Patent: July 1, 2003Assignee: DVDO, Inc.Inventors: Dale R. Adams, Laurence A. Thompson, Jano D. Banks
-
Patent number: 6473476Abstract: A clock divider system with reset synchronization includes a divider circuit, a synchronizer circuit, and a synchronous delay circuit. The divider circuit has a clock input, a divider reset input, and a divided clock output. The synchronizer has a clock input, and a synchronous reset input, and a synchronized reset output having an active edge aligned with an active edge of the clock. The synchronous delay circuit has a clock input and a synchronized reset input coupled to the synchronized reset output of the synchronizer, and an output coupled to the divider reset input of the divider.Type: GrantFiled: January 6, 1999Date of Patent: October 29, 2002Assignee: DVDO, IncorporatedInventor: Jano D. Banks
-
Publication number: 20020136540Abstract: A digital image enhancer includes a deinterlacing processor receptive to an interlaced video stream. The deinterlacing processor includes a first deinterlacer and a second deinterlacer and provides a deinterlaced video stream. The digital image enhancer also includes a video output processor receptive to the output of the deinterlaced video stream to provide a scaled, deinterlaced video stream. A portable DVD player including the digital video enhancer has a generally thin prismatic enclosure having a first major surface, a second major surface separated from said first major surface, and side surfaces connecting the first major surface to the second major surface. At least a portion of the first major surface includes a video display, and the enclosure includes a DVD entry port such that a DVD can be inserted into the enclosure.Type: ApplicationFiled: December 21, 2001Publication date: September 26, 2002Applicant: DVDO, INC.Inventors: Dale R. Adams, Laurence A. Thompson, Jano D. Banks, David C. Buuck, Cheng Hwee Chee
-
Patent number: 6393505Abstract: A data bus arbitration system is disclosed including a bus status monitor which is coupled to a data bus and generates a bus status signal for use by an arbiter. The arbiter is coupled to a number of requesters, each of which belongs to a distinct class of requesters. The arbiter arbitrates between multiple requests using heuristics dependent upon the classes of the requesters. The nature of one class of requestors is that the requestors have real time requirements which must be met in order to maintain data integrity within the system. The nature of a second class of requestors is such that the requestors have semi-real time requirements which must be met in order to maintain data integrity within the system. The nature of the system is such that the available bandwidth must be utilized very efficiently in order to maintain data integrity within the system.Type: GrantFiled: January 6, 1999Date of Patent: May 21, 2002Assignee: DVDO, Inc.Inventors: Albert M. Scalise, Jano D. Banks
-
Patent number: 6385692Abstract: Disclosed is a SDRAM system including a SDRAM having multiple banks of memory, a plurality of bank state machines associated the multiple banks of memory of the SDRAM, and a data control state machine. The data state machine is responsive to a memory request for a variable length data transfer with the SDRAM and as well as the bank state machines. The data control state machine determines the current state of a first bank of memory of the SDRAM. The current state may be either a read in progress, a write in progress, or idle. The data control state machine then handles the memory request with a different bank of memory RAM depending upon the current state of the first bank of memory.Type: GrantFiled: March 12, 2001Date of Patent: May 7, 2002Assignee: Silicon Image, Inc.Inventors: Jano D. Banks, Dale R. Adams, Albert M. Scalise
-
Patent number: 6380978Abstract: A digital image enhancer includes a deinterlacing processor receptive to an interlaced video stream. The deinterlacing processor includes a first deinterlacer and a second deinterlacer and provides a deinterlaced video stream. The digital image enhancer also includes a video output processor receptive to the output of the deinterlaced video stream to provide a scaled, deinterlaced video stream. A portable DVD player including the digital video enhancer has a generally thin prismatic enclosure having a first major surface, a second major surface separated from said first major surface, and side surfaces connecting the first major surface to the second major surface. At least a portion of the first major surface includes a video display, and the enclosure includes a DVD entry port such that a DVD can be inserted into the enclosure.Type: GrantFiled: October 6, 1998Date of Patent: April 30, 2002Assignee: DVDO, Inc.Inventors: Dale R. Adams, Laurence A. Thompson, Jano D. Banks, David C. Buuck, Cheng Hwee Chee
-
Publication number: 20020007435Abstract: Disclosed is a SDRAM system including a SDRAM having multiple banks of memory, a plurality of bank state machines associated the multiple banks of memory of the SDRAM, and a data control state machine. The data state machine is responsive to a memory request for a variable length data transfer with the SDRAM and as well as the bank state machines. The data control state machine determines the current state of a first bank of memory of the SDRAM. The current state may be either a read in progress, a write in progress, or idle. The data control state machine then handles the memory request with a different bank of memory RAM depending upon the current state of the first bank of memory.Type: ApplicationFiled: March 12, 2001Publication date: January 17, 2002Inventors: Jano D. Banks, Dale R. Adams, Albert M. Scalise
-
Patent number: 6219747Abstract: Disclosed is a SDRAM system including a SDRAM having multiple banks of memory, a plurality of bank state machines associated the multiple banks of memory of the SDRAM, and a data control state machine. The data state machine is responsive to a memory request for a variable length data transfer with the SDRAM and as well as the bank state machines. The data control state machine determines the current state of a first bank of memory of the SDRAM. The current state may be either a read in progress, a write in progress, or idle. The data control state machine then handles the memory request with a different bank of memory RAM depending upon the current state of the first bank of memory.Type: GrantFiled: January 6, 1999Date of Patent: April 17, 2001Inventors: Jano D. Banks, Dale R. Adams, Albert M. Scalise