Patents by Inventor Jason G. Milne
Jason G. Milne has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11688700Abstract: Methods and apparatus for providing an assembly including a base substrate, a lid substrate, and a ring frame between the base substrate and the lid substrate to define a protected volume, where the ring frame includes through vias. A die may be contained in the protected volume. Sensor circuitry can include conductive pillars in the protected volume and the die can include circuity to determine an impedance of the pad and the pillars for tamper detection. An edge cap can be coupled to at least one side of the assembly for tamper detection.Type: GrantFiled: June 11, 2021Date of Patent: June 27, 2023Assignee: RAYTHEON COMPANYInventors: Jason M. Kehl, Jason G. Milne, Steve F. Mayrose, Aaron George
-
Publication number: 20220399290Abstract: Methods and apparatus for providing an assembly including a base substrate, a lid substrate, and a ring frame between the base substrate and the lid substrate to define a protected volume, where the ring frame includes through vias. A die may be contained in the protected volume. Sensor circuitry can include conductive pillars in the protected volume and the die can include circuity to determine an impedance of the pad and the pillars for tamper detection. An edge cap can be coupled to at least one side of the assembly for tamper detection.Type: ApplicationFiled: June 11, 2021Publication date: December 15, 2022Applicant: Raytheon CompanyInventors: Jason M. Kehl, Jason G. Milne, Steve F. Mayrose, Aaron George
-
Patent number: 10784234Abstract: Structures and methods of fabricating semiconductor wafer assemblies that encapsulate one or die in a cavity etched into an oxide bonded semiconductor wafer stack. The methods generally include the steps of positioning the die in the cavity, mechanically and electrically mounting the die to the wafer stack, and encapsulating the die within the cavity by bonding a lid wafer to the wafer stack in one of multiple ways. Semiconductor processing steps are applied to construct the assemblies (e.g., deposition, annealing, chemical and mechanical polishing, etching, etc.) and connecting the die (e.g., bump bonding, wire interconnecting, ultrasonic bonding, oxide bonding, etc.) according to the embodiments described above.Type: GrantFiled: March 25, 2019Date of Patent: September 22, 2020Assignee: Raytheon CompanyInventors: John J. Drab, Jason G. Milne
-
Patent number: 10581177Abstract: In one aspect, a unit cell of a phased array antenna includes a metal plate having a hole, a first side and a second side opposite the first side, a first plurality of laminate layers disposed on the first side, a second plurality of layers disposed on the second side of the metal plate, a radiator disposed in the first plurality of layer on the first side, a feed circuit disposed in the second plurality of laminate layers on the second side and configured to provide excitation signals to the radiator and a first plurality of vias extending through the hole connecting the feed circuit to the radiator.Type: GrantFiled: December 15, 2016Date of Patent: March 3, 2020Assignee: Raytheon CompanyInventors: Robert S. Isom, Andrew J. Marquette, Jason G. Milne
-
Patent number: 10541461Abstract: In one aspect, an active electronically scanned array (AESA) tile includes a radiator structure and oxide-bonded semiconductor wafers attached to the radiator structure and comprising a radio frequency (RF) manifold and a beam former. An RF signal path through the oxide-bonded wafers comprises a first portion that propagates toward the beam former and a second portion that propagates parallel to the beam former.Type: GrantFiled: December 16, 2016Date of Patent: January 21, 2020Assignee: Ratheon CompanyInventors: Mary A. Teshiba, Jason G. Milne, Kevin C. Rolston, John J. Drab
-
Publication number: 20190341328Abstract: A heat dissipation structure for a semiconductor integrated circuit die having a plurality of connection areas may include a thermal mount comprising a plurality of pillars each having an aspect ratio preferable greater than 2:1 and each positioned to connect to one of the connection areas on a peripheral portion of the semiconductor integrated circuit die with one of a plurality of interface layers. A thermal conductivity of materials for the connection areas, the thermal mount, the pillars, each of which is preferably copper, and the interface layers, which are preferably copper nanoparticle layers, has a thermal conductivity greater than 100 Watts per meter degree Kelvin (W/m·K). Flexure of the pillars accommodates mechanical strain arising from temperature changes and differences in coefficients of thermal expansion for materials of the semiconductor integrated circuit die and the thermal mount.Type: ApplicationFiled: May 3, 2018Publication date: November 7, 2019Inventors: Jason G. Milne, Tse E. Wong, Yung-Cheng Lee
-
Patent number: 10446466Abstract: A heat dissipation structure for a semiconductor integrated circuit die having a plurality of connection areas may include a thermal mount comprising a plurality of pillars each having an aspect ratio preferable greater than 2:1 and each positioned to connect to one of the connection areas on a peripheral portion of the semiconductor integrated circuit die with one of a plurality of interface layers. A thermal conductivity of materials for the connection areas, the thermal mount, the pillars, each of which is preferably copper, and the interface layers, which are preferably copper nanoparticle layers, has a thermal conductivity greater than 100 Watts per meter degree Kelvin (W/m·K). Flexure of the pillars accommodates mechanical strain arising from temperature changes and differences in coefficients of thermal expansion for materials of the semiconductor integrated circuit die and the thermal mount.Type: GrantFiled: May 3, 2018Date of Patent: October 15, 2019Assignees: Raytheon Company, Kelvin Thermal Technologies, Inc.Inventors: Jason G. Milne, Tse E. Wong, Yung-Cheng Lee
-
Publication number: 20190221547Abstract: Structures and methods of fabricating semiconductor wafer assemblies that encapsulate one or die in a cavity etched into an oxide bonded semiconductor wafer stack. The methods generally include the steps of positioning the die in the cavity, mechanically and electrically mounting the die to the wafer stack, and encapsulating the die within the cavity by bonding a lid wafer to the wafer stack in one of multiple ways. Semiconductor processing steps are applied to construct the assemblies (e.g., deposition, annealing, chemical and mechanical polishing, etching, etc.) and connecting the die (e.g., bump bonding, wire interconnecting, ultrasonic bonding, oxide bonding, etc.) according to the embodiments described above.Type: ApplicationFiled: March 25, 2019Publication date: July 18, 2019Applicant: Raytheon CompanyInventors: John J. Drab, Jason G. Milne
-
Patent number: 10242967Abstract: Structures and methods of fabricating semiconductor wafer assemblies that encapsulate one or die in a cavity etched into an oxide bonded semiconductor wafer stack. The methods generally include the steps of positioning the die in the cavity, mechanically and electrically mounting the die to the wafer stack, and encapsulating the die within the cavity by bonding a lid wafer to the wafer stack in one of multiple ways. Semiconductor processing steps are applied to construct the assemblies (e.g., deposition, annealing, chemical and mechanical polishing, etching, etc.) and connecting the die (e.g., bump bonding, wire interconnecting, ultrasonic bonding, oxide bonding, etc.) according to the embodiments described above.Type: GrantFiled: May 16, 2017Date of Patent: March 26, 2019Assignee: Raytheon CompanyInventors: John J. Drab, Jason G. Milne
-
Publication number: 20180337160Abstract: Structures and methods of fabricating semiconductor wafer assemblies that encapsulate one or die in a cavity etched into an oxide bonded semiconductor wafer stack. The methods generally include the steps of positioning the die in the cavity, mechanically and electrically mounting the die to the wafer stack, and encapsulating the die within the cavity by bonding a lid wafer to the wafer stack in one of multiple ways. Semiconductor processing steps are applied to construct the assemblies (e.g., deposition, annealing, chemical and mechanical polishing, etching, etc.) and connecting the die (e.g., bump bonding, wire interconnecting, ultrasonic bonding, oxide bonding, etc.) according to the embodiments described above.Type: ApplicationFiled: May 16, 2017Publication date: November 22, 2018Applicant: Raytheon CompanyInventors: John J. Drab, Jason G. Milne
-
Publication number: 20180175513Abstract: In one aspect, a unit cell of a phased array antenna includes a metal plate having a hole, a first side and a second side opposite the first side, a first plurality of laminate layers disposed on the first side, a second plurality of layers disposed on the second side of the metal plate, a radiator disposed in the first plurality of layer on the first side, a feed circuit disposed in the second plurality of laminate layers on the second side and configured to provide excitation signals to the radiator and a first plurality of vias extending through the hole connecting the feed circuit to the radiator.Type: ApplicationFiled: December 15, 2016Publication date: June 21, 2018Applicant: Raytheon CompanyInventors: Robert S. Isom, Andrew J. Marquette, Jason G. Milne
-
Publication number: 20180175476Abstract: In one aspect, an active electronically scanned array (AESA) tile includes a radiator structure and oxide-bonded semiconductor wafers attached to the radiator structure and comprising a radio frequency (RF) manifold and a beam former. An RF signal path through the oxide-bonded wafers comprises a first portion that propagates toward the beam former and a second portion that propagates parallel to the beam former.Type: ApplicationFiled: December 16, 2016Publication date: June 21, 2018Applicant: Raytheon CompanyInventors: Mary A. Teshiba, Jason G. Milne, Kevin C. Rolston, John J. Drab
-
Patent number: 9960101Abstract: A heat-dissipating device includes at least one heat-dissipating surface and a micro-sized cooling mechanism formed directly on the heat-dissipating surface by an additive manufacturing process. The cooling mechanism includes at least one fluid passage, such as a micro-hose, for carrying a cooling medium from a coolant source directly to the heat-dissipating surface. The cooling mechanism is fluidly sealed to the heat-dissipating surface such that the cooling medium is in thermal contact directly with the heat-dissipating surface.Type: GrantFiled: June 3, 2016Date of Patent: May 1, 2018Assignee: Raytheon CompanyInventor: Jason G. Milne
-
Patent number: 9893430Abstract: A coincident phased dual-polarized antenna array configured to emit electromagnetic radiation includes: a plurality of electromagnetic radiators arranged in a grid, the plurality of electromagnetic radiators defining a plurality of notches; a ground plane spaced from the electromagnetic radiators; a conductive layer disposed between the electromagnetic radiators and the ground plane, the conductive layer having a plurality of slots laterally offset from the notches and being spaced apart from and electrically insulated from the electromagnetic radiators; and a plurality of feeds, each of the feeds spanning a corresponding slot of the slots and electrically connected to a portion of the conductive layer at one side of the corresponding slot.Type: GrantFiled: September 17, 2013Date of Patent: February 13, 2018Assignee: RAYTHEON COMPANYInventors: Allen T. S. Wang, Fangchou Yang, Jar J. Lee, Jason G. Milne
-
Publication number: 20160365300Abstract: A coolant distribution structure for an MMIC having: an input/output layer with an input port for receiving a coolant for transmission to coolant channels in the MMIC and an output port for exiting the coolant after such coolant has cooled active devices in the MMIC, a coolant pass-through layer to receive the coolant from the input port and having structure to inhibit such received coolant from passing directly to the output port, a coolant distribution layer for receiving coolant passing from the coolant pass-through layer and distributing such received coolant to the cooling channels to absorb heat generated by the active devices and then directing heated coolant to the coolant distribution layer and out of the porting layer via the passthrough layer. The coolant pass-through layer has a structure configured to inhibit such heated coolant from passing directly to the input port prior to such heated absorbed coolant being transmitted to the output port.Type: ApplicationFiled: June 9, 2015Publication date: December 15, 2016Applicant: Raytheon CompanyInventors: Anurag Gupta, David H. Altman, Jason G. Milne, Christopher R. Koontz
-
Publication number: 20160358842Abstract: A heat-dissipating device includes at least one heat-dissipating surface and a micro-sized cooling mechanism formed directly on the heat-dissipating surface by an additive manufacturing process. The cooling mechanism includes at least one fluid passage, such as a micro-hose, for carrying a cooling medium from a coolant source directly to the heat-dissipating surface. The cooling mechanism is fluidly sealed to the heat-dissipating surface such that the cooling medium is in thermal contact directly with the heat-dissipating surface.Type: ApplicationFiled: June 3, 2016Publication date: December 8, 2016Inventor: Jason G. Milne
-
Patent number: 9502330Abstract: A coolant distribution structure for an MMIC having: an input/output layer with an input port for receiving a coolant for transmission to coolant channels in the MMIC and an output port for exiting the coolant after such coolant has cooled active devices in the MMIC, a coolant pass-through layer to receive the coolant from the input port and having structure to inhibit such received coolant from passing directly to the output port, a coolant distribution layer for receiving coolant passing from the coolant pass-through layer and distributing such received coolant to the cooling channels to absorb heat generated by the active devices and then directing heated coolant to the coolant distribution layer and out of the porting layer via the pass-through layer. The coolant pass-through layer has a structure configured to inhibit such heated coolant from passing directly to the input port prior to such heated absorbed coolant being transmitted to the output port.Type: GrantFiled: June 9, 2015Date of Patent: November 22, 2016Assignee: Raytheon CompanyInventors: Anurag Gupta, David H. Altman, Jason G. Milne, Christopher R. Koontz
-
Publication number: 20150380343Abstract: A flip-chip mounted semiconductor structure having a flip chip mounting pad and a circuit structure flip-chip mounted to the flip chip mounting pad. The circuit structure includes: a semiconductor die; and a stiffener structure attached to the die, the stiffener structure having a conduit passing through the stiffener structure between a front side of the stiffener structure and a hack side of the stiffener structure, the stiffener and attached die having a degree of rigidity greater than the die alone.Type: ApplicationFiled: June 27, 2014Publication date: December 31, 2015Applicant: RAYTHEON COMPANYInventors: Christopher R. Koontz, Jason G. Milne, Tse E. Wong, Ethan S. Heinrich
-
Patent number: 9218989Abstract: A circuit board assembly includes a circuit board, a chip attached to the circuit board and a dielectric layer. The chip has a circuit facing the circuit board and spaced from it. The dielectric layer includes an aerogel. In one embodiment, the aerogel has a dielectric constant of approximately 2.0 or less and a compression strength of at least approximately 100 psi.Type: GrantFiled: September 23, 2011Date of Patent: December 22, 2015Assignees: RAYTHEON COMPANY, ASPEN AEROGELS, INC.Inventors: Mark S. Hauhe, Jason G. Milne, Terry C. Cisco, Paul Nahass, George Gould, Nick Zafiropoulos
-
Publication number: 20150077300Abstract: A coincident phased dual-polarized antenna array configured to emit electromagnetic radiation includes: a plurality of electromagnetic radiators arranged in a grid, the plurality of electromagnetic radiators defining a plurality of notches; a ground plane spaced from the electromagnetic radiators; a conductive layer disposed between the electromagnetic radiators and the ground plane, the conductive layer having a plurality of slots laterally offset from the notches and being spaced apart from and electrically insulated from the electromagnetic radiators; and a plurality of feeds, each of the feeds spanning a corresponding slot of the slots and electrically connected to a portion of the conductive layer at one side of the corresponding slot.Type: ApplicationFiled: September 17, 2013Publication date: March 19, 2015Applicant: Raytheon CompanyInventors: Allen T.S. Wang, Fangchou Yang, Jar J. Lee, Jason G. Milne