Patents by Inventor Jason Lynn
Jason Lynn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250117311Abstract: A real-time debugger implementation maintains and manages multiple debug contexts allowing developers to interact with real-time applications without “breaking” the system in which the debug application is executing. The debugger allows multiple debug contexts to exist and allows break points in real-time and non-real-time code portions of one or more applications executing on a debug enabled core of a processor. A debug monitor function may be implemented as hardware logic on the same integrated circuit as the processor. Higher priority interrupt service requests may be serviced while otherwise maintaining a context for the debug session (e.g., stopped at a developer defined breakpoint). Accordingly, the application developer executing the debugger may not have to be concerned with processing occurring on the processor that may be unrelated to the current debug session.Type: ApplicationFiled: December 18, 2024Publication date: April 10, 2025Inventors: Jason Lynn PECK, Gary A. COOPER, Markus KOESLER
-
Patent number: 12265986Abstract: A system and method is presented for product substantiation and promotion redemption. A purchased product list is transmitted from a retail store system to a promotion analysis server along with a user identifier. The promotion analysis server identifies promotions available to the user, and then considers whether the benefits under the promotions are still available to the user. Discounts for available promotions related to the purchased product list are calculated and transmitted to the retail store system for deduction from the transactions. A promotion product filter can be provided that filters the purchased product list before transmittal. The promotion product filter can include promotions from a plurality of programs. SNAP and Enhanced SNAP benefits can be provided along with the discount benefits.Type: GrantFiled: May 7, 2021Date of Patent: April 1, 2025Assignee: SOLUTRAN, LLCInventors: Barry J. Nordstrand, Jason Lynn Prigge, James Joseph Smola
-
Publication number: 20250036552Abstract: A method includes executing, by a processor, a first code section having a first priority; encountering, by the processor, during the executing of the first code section, a breakpoint; receiving, by the processor, while at the breakpoint, an interrupt associated with a second code section, the interrupt having a second priority that is higher than the first priority; servicing, by the processor, the interrupt including executing the second code section; receiving a debug access request associated with the breakpoint during the servicing of the interrupt; blocking servicing of the debug access request until servicing of the interrupt is completed; and servicing, by the processor, the debug access request after completing service of the interrupt.Type: ApplicationFiled: October 15, 2024Publication date: January 30, 2025Inventors: Jason Lynn PECK, Gary A. COOPER, Markus KOESLER
-
Patent number: 12210439Abstract: A real-time debugger implementation maintains and manages multiple debug contexts allowing developers to interact with real-time applications without “breaking” the system in which the debug application is executing. The debugger allows multiple debug contexts to exist and allows break points in real-time and non-real-time code portions of one or more applications executing on a debug enabled core of a processor. A debug monitor function may be implemented as a hardware logic module on the same integrated circuit as the processor. Higher priority interrupt service requests may be serviced while otherwise maintaining a context for the debug session (e.g., stopped at a developer defined breakpoint). Accordingly, the application developer executing the debugger may not have to be concerned with processing occurring on the processor that may be unrelated to the current debug session.Type: GrantFiled: March 11, 2022Date of Patent: January 28, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jason Lynn Peck, Gary A. Cooper, Markus Koesler
-
Patent number: 12204393Abstract: Circuits, systems and methods are provided. A circuit includes a subsystem, an interface, and a debugger. The interface includes power processing and management (PPM) circuitry coupled to the subsystem, and arbitration logic coupled to the PPM circuitry. In operation, the debugger issues a debug request to the arbitration logic to perform a debug operation on the subsystem, and, in response to the debug request, the arbitration logic provides an interrupt associated with the subsystem to the PPM circuitry. The PPM circuitry, in response to the interrupt and a determination that the subsystem is OFF, powers on the subsystem and provides a notification to the arbitration logic indicating that the subsystem is ON. The PPM circuitry also receives a notification from the arbitration logic that the debug operation related to the debug request is complete, and powers off the subsystem in response to that notification.Type: GrantFiled: November 8, 2023Date of Patent: January 21, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jose Luis Flores, Gary Augustine Cooper, Amritpal Singh Mundra, Anthony Lell, Jason Lynn Peck
-
Publication number: 20240411668Abstract: Devices, streaming engines and functionality are provided for identifying a debug event associated with a data element of a data stream, and performing debugging when a processor executes a software program in connection with the data stream. The debug event is tracked through a data pipeline to the processor. In an embodiment, the debug event is acted on only when the processor is ready to consume the data element associated with the debug event. In an embodiment, the debug event is determined by monitoring iteration counts of loop counters associated with an address generator and comparing the iteration counts to respective stored count values.Type: ApplicationFiled: August 23, 2024Publication date: December 12, 2024Inventors: Joseph Raymond Michael Zbiciak, Jason Lynn Peck
-
Patent number: 12153509Abstract: A real-time debugger implementation maintains and manages multiple debug contexts allowing developers to interact with real-time applications without “breaking” the system in which the debug application is executing. The debugger allows multiple debug contexts to exist and allows break points in real-time and non-real-time code portions of one or more applications executing on a debug enabled core of a processor. A debug monitor function may be implemented as a hardware logic module on the same integrated circuit as the processor. Higher priority interrupt service requests may be serviced while otherwise maintaining a context for the debug session (e.g., stopped at a developer defined breakpoint). Accordingly, the application developer executing the debugger may not have to be concerned with processing occurring on the processor that may be unrelated to the current debug session.Type: GrantFiled: April 18, 2022Date of Patent: November 26, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jason Lynn Peck, Gary A. Cooper, Markus Koesler
-
Patent number: 12105616Abstract: Devices and methods are provided for identifying a debug event associated with a data element of a data stream, and performing debugging when a processor executes a software program in connection with the data stream. The debug event is tracked through a data pipeline to the processor. In an embodiment, the debug event is acted on only when the processor is ready to consume the data element associated with the debug event. In an embodiment, the debug event is determined by monitoring iteration counts of loop counters associated with an address generator and comparing the iteration counts to respective stored count values.Type: GrantFiled: July 18, 2023Date of Patent: October 1, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Joseph Raymond Michael Zbiciak, Jason Lynn Peck
-
Publication number: 20240240412Abstract: A hand-held tamper that reduces or eliminates the strain and fatigue that results when workers use conventional rigid concrete tampers. The ergonomic concrete hand-held tamper embodied in the present invention absorbs tremors produced during the striking impact of tamping to be absorbed by spring action within the handle, preventing the tremors from inflicting blunt force transmission to the worker.Type: ApplicationFiled: January 16, 2024Publication date: July 18, 2024Inventor: Jason Lynn Geiser
-
Patent number: 12038826Abstract: A real-time debugger implementation maintains and manages multiple debug contexts allowing developers to interact with real-time applications without “breaking” the system in which the debug application is executing. The debugger allows multiple debug contexts to exist and allows break points in real-time and non-real-time code portions of one or more applications executing on a debug enabled core of a processor. A debug monitor function may be implemented as a hardware logic module on the same integrated circuit as the processor. Higher priority interrupt service requests may be serviced while otherwise maintaining a context for the debug session (e.g., stopped at a developer defined breakpoint). Accordingly, the application developer executing the debugger may not have to be concerned with processing occurring on the processor that may be unrelated to the current debug session.Type: GrantFiled: November 30, 2021Date of Patent: July 16, 2024Assignee: Texas Instruments IncorporatedInventors: Jason Lynn Peck, Gary A. Cooper, Markus Koesler
-
Publication number: 20240077925Abstract: Circuits, systems and methods are provided. A circuit includes a subsystem, an interface, and a debugger. The interface includes power processing and management (PPM) circuitry coupled to the subsystem, and arbitration logic coupled to the PPM circuitry. In operation, the debugger issues a debug request to the arbitration logic to perform a debug operation on the subsystem, and, in response to the debug request, the arbitration logic provides an interrupt associated with the subsystem to the PPM circuitry. The PPM circuitry, in response to the interrupt and a determination that the subsystem is OFF, powers on the subsystem and provides a notification to the arbitration logic indicating that the subsystem is ON. The PPM circuitry also receives a notification from the arbitration logic that the debug operation related to the debug request is complete, and powers off the subsystem in response to that notification.Type: ApplicationFiled: November 8, 2023Publication date: March 7, 2024Inventors: Jose Luis FLORES, Gary Augustine COOPER, Amritpal Singh MUNDRA, Anthony LELL, Jason Lynn PECK
-
Publication number: 20240012737Abstract: Embodiments include a device having a processor core that can operate in any of multiple operating modes, and a controller that issues a debug request to the processor core. The processor core includes a register configured to store current operating state information of the processor core. The debug request includes a first portion to specify a virtual machine qualifier with respect to servicing the debug request, a second portion to specify a processor core operating mode qualifier with respect to servicing the debug request, and a third portion to specify a function qualifier with respect to servicing the debug request. Each qualifier can be enabled to make the qualifier a condition of servicing the debug request. When all enabled qualifiers are satisfied, the processor core services the debug request. The servicing of the debug request may be performed in real-time without suspending the processing device.Type: ApplicationFiled: September 25, 2023Publication date: January 11, 2024Inventor: Jason Lynn PECK
-
Patent number: 11847006Abstract: An integrated circuit includes: a debugger; and an interface coupled to the debugger. The interface has: arbitration logic coupled to the debugger; a power processor coupled to the arbitration logic; and a power management network coupled to the power processor. The integrated circuit also includes subsystems coupled to the interface. The debugger is configured to perform debugging operations of the subsystems via the interface.Type: GrantFiled: December 31, 2020Date of Patent: December 19, 2023Assignee: Texas Instruments IncorporatedInventors: Jose Luis Flores, Gary Augustine Cooper, Amritpal Singh Mundra, Anthony Lell, Jason Lynn Peck
-
Publication number: 20230359544Abstract: Devices and methods are provided for identifying a debug event associated with a data element of a data stream, and performing debugging when a processor executes a software program in connection with the data stream. The debug event is tracked through a data pipeline to the processor. In an embodiment, the debug event is acted on only when the processor is ready to consume the data element associated with the debug event. In an embodiment, the debug event is determined by monitoring iteration counts of loop counters associated with an address generator and comparing the iteration counts to respective stored count values.Type: ApplicationFiled: July 18, 2023Publication date: November 9, 2023Inventors: Joseph Raymond Michael Zbiciak, Jason Lynn Peck
-
Patent number: 11789848Abstract: Disclosed embodiments include a processing device having a debug controller that issues a context-sensitive debug request. The context-sensitive debug request includes at least one conditional criteria. A processing core receives the debug request, determines whether all of the at least one conditional criteria are true, and services the debug request when all of the at least one conditional criteria are true by accessing a data location indicated in the debug request. The servicing of the debug request may be performed in real-time mode without suspending the processing device, and the accessing can be a read or a write operation depending on the type of access indicated in the debug request. The conditional criteria may include one or more of a processor mode condition, a virtual machine identifier condition, and a debug context condition.Type: GrantFiled: June 27, 2022Date of Patent: October 17, 2023Assignee: Texas Instruments IncorporatedInventor: Jason Lynn Peck
-
Patent number: 11755456Abstract: A method for debugging a software program is provided when the software program is executed on a processor. An asynchronous debug event is detected. The asynchronous debug event is tracked through a data pipeline to the processor. In one embodiment, the asynchronous debug event is acted on only when the processor is ready to consume a data element associated with the asynchronous debug event.Type: GrantFiled: June 21, 2021Date of Patent: September 12, 2023Assignee: Texas Instruments IncorporatedInventors: Joseph Raymond Michael Zbiciak, Jason Lynn Peck
-
Publication number: 20230205767Abstract: A system and method are presented to improve the speed of shared network processing by filtering data using a filter list. The filter list filters the data submitted for analysis to the server system. Some data is processed locally, but the filtered data is processed at the server system. The local systems process similar data, but they use distinct data hierarchies to classify the data. Hierarchy designations are utilized in the filter list to filter the data. Rules establish a unified hierarchy that is translated to local hierarchies in the filter lists. Tags are established at the server for exceptions. Tags are translated into data identifiers for inclusion in the filter lists. The size of the filter list is reduced by avoiding redundancies between the tagged data identifiers and the local hierarchy designations. The filter list creation process also creates pre-analysis data at the server to assist in its analysis.Type: ApplicationFiled: December 16, 2022Publication date: June 29, 2023Applicant: Solutran, LLCInventors: Jason Lynn Prigge, Marcus Moreno, Barry J. Nordstrand
-
Publication number: 20230103580Abstract: A system and method is presented for product substantiation and promotion redemption. A purchased product list is transmitted from a retail store system to a promotion analysis server along with a user identifier. The promotion analysis server identifies promotions available to the user, and then considers whether the benefits under the promotions are still available to the user. Discounts for available promotions related to the purchased product list are calculated and transmitted to the retail store system for deduction from the transactions. An approved product list can be provided that filters the purchased product list before transmittal. The approved product list can include promotions from a plurality of programs.Type: ApplicationFiled: October 6, 2022Publication date: April 6, 2023Applicant: Solutran, LLCInventors: Barry J. Nordstrand, James Joseph Smola, Jason Lynn Prigge
-
Publication number: 20220327041Abstract: Disclosed embodiments include a processing device having a debug controller that issues a context-sensitive debug request. The context-sensitive debug request includes at least one conditional criteria. A processing core receives the debug request, determines whether all of the at least one conditional criteria are true, and services the debug request when all of the at least one conditional criteria are true by accessing a data location indicated in the debug request. The servicing of the debug request may be performed in real-time mode without suspending the processing device, and the accessing can be a read or a write operation depending on the type of access indicated in the debug request. The conditional criteria may include one or more of a processor mode condition, a virtual machine identifier condition, and a debug context condition.Type: ApplicationFiled: June 27, 2022Publication date: October 13, 2022Inventor: Jason Lynn PECK
-
Patent number: 11468469Abstract: A system and method is presented for product substantiation and promotion redemption. A purchased product list is transmitted from a retail store system to a promotion analysis server along with a user identifier. The promotion analysis server identifies promotions available to the user, and then considers whether the benefits under the promotions are still available to the user. Discounts for available promotions related to the purchased product list are calculated and transmitted to the retail store system for deduction from the transactions. An approved product list can be provided that filters the purchased product list before transmittal. The approved product list can include promotions from a plurality of programs.Type: GrantFiled: January 30, 2020Date of Patent: October 11, 2022Assignee: Solutran, Inc.Inventors: Barry J. Nordstrand, Jason Lynn Prigge, James Joseph Smola