Patents by Inventor Jay Heeb
Jay Heeb has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160034022Abstract: A system including a first core to execute instructions associated with an application at a first speed based on a first instruction set and a second core to execute the instructions associated with the application at a second speed based on a second instruction set. The first speed is greater than the first speed. The second instruction set is a subset of the first instruction set. A first memory stores an operating system. The operating system includes a kernel that provides services to the application. A core switching module loads into a second memory after the operating system is booted, where the second memory is separate from the first memory, switches execution of the instructions associated with the application between the first core and the second core, and switches the execution of the instructions associated with the application between the first core and the second core transparently to the operating system.Type: ApplicationFiled: October 12, 2015Publication date: February 4, 2016Inventors: Sehat Sutardja, Hong-Yi Chen, Premanand Sakarda, Mark N. Fullerton, Jay Heeb
-
Patent number: 9158355Abstract: A core switching system includes a mode switching module that receives a switch signal to switch operation between a first mode and a second mode. During the first mode, instructions associated with applications are executed by a first asymmetric core, and a second asymmetric core is inactive. During the second mode, the instructions are executed by the second asymmetric core, and the first asymmetric core is inactive. A core activation module stops processing of the applications by the first asymmetric core after interrupts are disabled. A state transfer module transfers a state of the first asymmetric core to the second asymmetric core. The core activation module allows the second asymmetric core to resume execution of the instructions and the interrupts are enabled.Type: GrantFiled: June 30, 2008Date of Patent: October 13, 2015Assignee: Marvell World Trade LTD.Inventors: Sehat Sutardja, Hong-Yi Chen, Premanand Sakarda, Mark N. Fullerton, Jay Heeb
-
Publication number: 20080288748Abstract: A core switching system includes a mode switching module that receives a switch signal to switch operation between a first mode and a second mode. During the first mode, instructions associated with applications are executed by a first asymmetric core, and a second asymmetric core is inactive. During the second mode, the instructions are executed by the second asymmetric core, and the first asymmetric core is inactive. A core activation module stops processing of the applications by the first asymmetric core after interrupts are disabled. A state transfer module transfers a state of the first asymmetric core to the second asymmetric core. The core activation module allows the second asymmetric core to resume execution of the instructions and the interrupts are enabled.Type: ApplicationFiled: June 30, 2008Publication date: November 20, 2008Inventors: Sehat Sutardja, Hong-Yi Chen, Premanand Sakarda, Mark N. Fullerton, Jay Heeb
-
Publication number: 20080263324Abstract: A system includes a first asymmetric core, a second asymmetric core, and a core switching module. The first asymmetric core executes an application when the system operates in a first mode and is inactive when the system operates in a second mode. The second asymmetric core executes the application when the system operates in the second mode. The core switching module switches operation of the system between the first mode and the second mode. The core switching module selectively stops processing of the application by the first asymmetric core after receiving a first control signal. The core switching module transfers a first state of the first asymmetric core to the second asymmetric core. The second asymmetric core resumes executing the application in the second mode.Type: ApplicationFiled: June 25, 2008Publication date: October 23, 2008Inventors: Sehat Sutardja, Hong-Yi Chen, Premanand Sakarda, Mark N. Fullerton, Jay Heeb
-
Patent number: 6949918Abstract: Briefly, in accordance with one embodiment of the invention, an integrated circuit has a voltage regulator and a clock divider that may be used to adjust the operational frequency and/or voltage potential of the integrated circuit to reduce the power consumption of the integrated circuit while in operation.Type: GrantFiled: June 10, 2003Date of Patent: September 27, 2005Assignee: Intel CorporationInventors: Lawrence T. Clark, Michael W. Morrow, Gregory B. Tucker, Yuan-Po Ypt Tseng, Ali Minaei, Jay Heeb
-
Patent number: 6664775Abstract: Briefly, in accordance with one embodiment of the invention, an integrated circuit has a voltage regulator and a clock divider that may be used to adjust the operational frequency and/or voltage potential of the integrated circuit to reduce the power consumption of the integrated circuit while in operation.Type: GrantFiled: August 21, 2000Date of Patent: December 16, 2003Assignee: Intel CorporationInventors: Lawrence T. Clark, Michael W. Morrow, Gregory B. Tucker, Yuan-Po Ypt Tseng, Ali Minaei, Jay Heeb
-
Publication number: 20030210026Abstract: Briefly, in accordance with one embodiment of the invention, an integrated circuit has a voltage regulator and a clock divider that may be used to adjust the operational frequency and/or voltage potential of the integrated circuit to reduce the power consumption of the integrated circuit while in operation.Type: ApplicationFiled: June 10, 2003Publication date: November 13, 2003Inventors: Lawrence T. Clark, Michael W. Morrow, Gregory B. Tucker, Yuan-Po Ypt Tseng, Ali Minaei, Jay Heeb
-
Patent number: 6519707Abstract: Briefly, in accordance with one embodiment of the invention, a system includes: a processor, a voltage regulator, and a memory. The voltage regulator is coupled to the processor to adjust the operating voltage of the processor. The memory is coupled to the processor by a memory bus. The memory has stored on it processor instructions that, when executed by the processor, result in modification of the operating frequency of the processor and result in adjustment of the operating voltage of the processor, based, at least in part, on dynamic changes in the processing load of the processor.Type: GrantFiled: September 10, 2001Date of Patent: February 11, 2003Assignee: Intel CorporationInventors: Lawrence T. Clark, Bart McDaniel, Jay Heeb, Tom J. Adelmeyer
-
Patent number: 6425086Abstract: Briefly, in accordance with one embodiment of the invention, a system includes: a processor, a voltage regulator, and a memory. The voltage regulator is coupled to the processor to adjust the operating voltage of the processor. The memory is coupled to the processor by a memory bus. The memory has stored on it processor instructions that, when executed by the processor, result in modification of the operating frequency of the processor and result in adjustment of the operating voltage of the processor, based, at least in part, on dynamic changes in the processing load of the processor.Type: GrantFiled: April 30, 1999Date of Patent: July 23, 2002Assignee: Intel CorporationInventors: Lawrence T. Clark, Bart McDaniel, Jay Heeb, Tom J. Adelmeyer
-
Publication number: 20020083355Abstract: Briefly, in accordance with one embodiment of the invention, a system includes: a processor, a voltage regulator, and a memory. The voltage regulator is coupled to the processor to adjust the operating voltage of the processor. The memory is coupled to the processor by a memory bus. The memory has stored on it processor instructions that, when executed by the processor, result in modification of the operating frequency of the processor and result in adjustment of the operating voltage of the processor, based, at least in part, on dynamic changes in the processing load of the processor.Type: ApplicationFiled: September 10, 2001Publication date: June 27, 2002Inventors: Lawrence T. Clark, Bart McDaniel, Jay Heeb, Tom J. Adelmeyer
-
Patent number: 5918033Abstract: A processor for executing a set of instructions, where each instruction in said set of instructions includes a set of operand references. The processor includes an instruction decoder for extracting the set of operand references from each instruction in the set of instructions; a register file decoder connected to the instruction decoder for receiving the set of operand references and generating a set of register data select signals; and, a register file connected to the register file decoder for receiving the set of register data select signals. Further, the register file includes: a set of registers; a first set of scoreboard bits; and, a second set of scoreboard bits; wherein for each signal in the set of register data select signals, the register file outputs: (1) a corresponding register from the set of registers; (2) a first corresponding scoreboard bit from the first set of scoreboard bits; and, (3) a second corresponding scoreboard bit from the second set of scoreboard bits.Type: GrantFiled: January 8, 1997Date of Patent: June 29, 1999Assignee: Intel CorporationInventors: Jay Heeb, Mark Schaecher
-
Patent number: 5889975Abstract: A processor core suitable for use with a wide variety of instruction fetch units. The processor core contains a plurality of pipe stages including an instruction pointer generation stage and a decode stage. The core bundles all control necessary for downstream pipeline operation with an instruction address in a first stage. The bundle is transmitted outside the core to the instruction fetch unit. The instruction fetch unit fetches the instruction and adds it to the bundle, before forwarding the bundle as modified back within the core and down the pipeline. In this way, an external pipe stage is introduced providing a connection between discontinuous pipe stages in the core. Additionally, by bundling the control signals and address information in a single bundle that traverses the external pipe stage as a group, synchronization concerns are reduced or eliminated.Type: GrantFiled: November 7, 1996Date of Patent: March 30, 1999Assignee: Intel CorporationInventors: Paul G. Meyer, Stephen Strazdus, Dennis O'Connor, Thomas Adelmeyer, Jay Heeb, Avery Topps
-
Patent number: 5809550Abstract: A method and apparatus for hit-dependent flushing of cacheable memory access operations in a bus controller queue is described. The present invention is implemented in the context of a computer system including a microprocessor coupled to an external memory device through an external bus. The processor includes a processor core for issuing memory access operations, a cache, and a bus controller. The bus controller includes a queue having slots for storing pending memory access operations to be sent out over the external bus. After a first memory access operation is issued, the bus controller stores the first memory access operation in a first queue slot before it is determined whether the first operation hits or misses the cache. The bus controller flushes the first operation from the queue if the first operation hits the cache.Type: GrantFiled: April 7, 1997Date of Patent: September 15, 1998Assignee: Intel CorporationInventors: Rahul Shukla, Jay Heeb, Timothy Jehl
-
Method and apparatus for using a direct memory access unit and a data cache unit in a microprocessor
Patent number: 5749092Abstract: A microprocessor and method which allows data consistency to be maintained between a memory which is external to the microprocessor and a data cache unit. The microprocessor has a central processing unit coupled to a local bus. A direct memory access unit coupled to the central processing unit for loading data from and storing data to the direct access memory unit. The local bus is coupled to a system bus and has a bus control unit controlling the loading and storing of data on the system bus. The system bus transfers data external to the microprocessor using the bus control unit upon instructions from the central processing unit. A data cache unit is coupled to the local bus and selectively stores a copy of data loaded by the bus control unit and receives a memory address from the local bus during a memory access by either the central processing unit or the direct memory access unit.Type: GrantFiled: January 27, 1997Date of Patent: May 5, 1998Assignee: Intel CorporationInventors: Jay Heeb, Sunil Shenoy, Jimmy Wong -
Patent number: 5590368Abstract: A dynamically expandable pipeline in a microprocessor. The present invention is used in a microprocessor or a microprocessor in a computer system. The present invention delays execution of a cacheable LOAD instruction by a bus controller for one cycle to allow sufficient time for "hit or miss" detection by a data cache unit. The present invention dynamically expands the instruction pipeline for cacheable LOAD instructions that "miss" an on-chip data cache when the LOAD is followed by another instruction that uses the bus controller. The dynamic pipeline allows time for the "hit or miss" detection by the data cache unit without unnecessarily degrading pipeline performance. The present invention offers increased overall microprocessor and computer system performance by allowing efficient implementation of an on-chip data cache. The present invention provides increased performance without undue or overly complex modifications to existing pipeline or data cache circuits.Type: GrantFiled: July 27, 1995Date of Patent: December 31, 1996Assignee: Intel CorporationInventors: Jay Heeb, Sunil Shenoy, Jimmy Wong
-
Patent number: 5574923Abstract: A method and apparatus for performing bi-endian byte and short accesses in a single endian microprocessor. The present invention is used in a microprocessor or in a microprocessor in a computer system. The present invention provides a single endian microprocessor that promotes sub-word accesses to word accesses with a means for manipulating the two least significant bits of the access address to point to the correct sub-word data returned during an access to bi-endian external memory. The method for manipulating the address bits is also used to allow a single endian data cache to operate with the bi-endian external memory. The two LSBs of the address are manipulated such that the pointer values are A1# and A0# for word promoted byte accesses or cacheable accesses. For word promoted short accesses or cacheable accesses, the pointer values are A1# and A0. The present invention offers increased flexibility in interfacing a single-endian microprocessor with bi-endian systems.Type: GrantFiled: May 10, 1993Date of Patent: November 12, 1996Assignee: Intel CorporationInventors: Jay Heeb, Sunil Shenoy, Scott Huck