Patents by Inventor Jay R. Chapin
Jay R. Chapin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7719026Abstract: A protective SCR integrated circuit device is disclosed built on adjacent N and P wells and defining an anode and a cathode. In addition to the anode and cathode contact structures, the device has an n-type stack (N+/ESD) structure bridging the N-Well and the P-Well, and a p-type stack (P+/PLDD) structure in the P-Well. The separation of the n-type stack structure and the p-type stack structure provides a low triggering voltage without involving any external circuitry or terminal, that together with other physical dimensions and processing parameters also provide a relatively high holding voltage without sacrificing the ESD protection robustness. In an embodiment, the triggering voltage may be about 8V while exhibiting a holding voltage, that may be controlled by the lateral dimension of the n-type stack of about 5-7 V.Type: GrantFiled: April 7, 2008Date of Patent: May 18, 2010Assignee: Fairchild Semiconductor CorporationInventors: Lifang Lou, Jay R. Chapin, Donna Robinson-Hahn
-
Publication number: 20080253046Abstract: A protective SCR integrated circuit device is disclosed built on adjacent N and P wells and defining an anode and a cathode. In addition to the anode and cathode contact structures, the device has an n-type stack (N+/ESD) structure bridging the N-Well and the P-Well, and a p-type stack (P+/PLDD) structure in the P-Well. The separation of the n-type stack structure and the p-type stack structure provides a low triggering voltage, that together with other physical dimensions and processing parameters also provide a relatively high holding voltage. In an embodiment, the triggering voltage may be about 8V while exhibiting a holding voltage, that may be controlled by the lateral dimension of the n-type stack of about 5-7 V.Type: ApplicationFiled: April 7, 2008Publication date: October 16, 2008Inventors: Lifang Lou, Jay R. Chapin, Donna Robinson-Hahn
-
Patent number: 7079369Abstract: An ESD protective triggering circuit for a triggering circuit for a solid state ESD protective device. The arrangement is to provide a controlled current to the protective device that triggers the device so that the device snaps-back and additionally the triggering device enables the parasitic transistor to participate in the draining of the ESD current. The triggering circuit also terminates the current to the protective device when the ESD voltage starts to fall. The triggering circuit can be used in any computer controlled electronics system.Type: GrantFiled: July 29, 2002Date of Patent: July 18, 2006Assignee: Fairchild Semiconductor CorporationInventors: Ronald B. Hulfachor, Jay R. Chapin
-
Publication number: 20030026054Abstract: An ESD protective triggering circuit for a triggering circuit for a solid state ESD protective device. The arrangement is to provide a controlled current to the protective device that triggers the device so that the device snaps-back and additionally the triggering device enables the parasitic transistor to participate in the draining of the ESD current. The triggering circuit also terminates the current to the protective device when the ESD voltage starts to fall. The triggering circuit can be used in any computer controlled electronics system.Type: ApplicationFiled: July 29, 2002Publication date: February 6, 2003Inventors: Ronald B. Hulfachor, Jay R. Chapin
-
Patent number: 5617048Abstract: A power-up circuit with hysteretic characteristics for regulating the activation of one or more output buffers of an extended logic circuit. The hysteresis of the power-up circuit of the invention permits turn on of a switching transistor of the circuit at one threshold voltage level and maintains the active state of that switching transistor until a second lower threshold voltage level. The hysteresis is achieved by providing two separate and electrically isolated control paths that are connected to the control node of the switching transistor. The first control path includes a plurality of diode devices designed to regulate the power supply level required to turn on the switching transistor. The second control path also includes diode devices but in lesser numbers so that, once the switching transistor is turned on by the first control path, it remains on in spite of fluctuations at the power supply rail.Type: GrantFiled: March 13, 1996Date of Patent: April 1, 1997Assignee: National Semiconductor CorporationInventors: Michael G. Ward, Roy L. Yarbrough, Jay R. Chapin
-
Patent number: 5418474Abstract: A transient-eliminating circuit for minimizing simultaneous conduction through the pullup and pulldown transistors of a buffer circuit. In a buffer circuit used to translate logic signals from circuits supplied by one high-potential power rail to circuits supplied by another high-potential power rail, in which the potentials of the two high-potential rails are not equal, the transient-eliminating circuit is coupled between the output stage and the input stage in such a way that the translator can be utilized independent of power-up sequencing and without any static current I.sub.CCt. The transient-eliminating circuit minimizes simultaneous conduction through the pullup and pulldown transistors of the translator by delaying the turn-on of the pulldown transistor until the pullup transistor is completely off.Type: GrantFiled: September 24, 1993Date of Patent: May 23, 1995Assignee: National Semiconductor CorporationInventors: Jeffrey B. Davis, Jay R. Chapin
-
Patent number: 5408147Abstract: A circuit for translating logic signals from circuits supplied by one high-potential power rail to circuits supplied by another high-potential power rail in which the potentials of the two high-potential rails are not equal. The translator of the present invention is utilized in the transition from a 3V-supplied circuit to a 5V-supplied circuit, or vice versa, without any static current I.sub.CCt and regardless of the power-up sequencing. The static current is eliminated by isolating the output of the first stage of the translator, which is at the first high-potential power rail level, from all transistors of the second stage that are tied directly to the second high-potential power rail. In the preferred embodiment of the invention the transistors of the second stage that are powered by the second high-potential power rail are PMOS transistors and the isolation is achieved by linking those PMOS transistors to the first stage through a series of controlling NMOS transistors.Type: GrantFiled: September 7, 1993Date of Patent: April 18, 1995Assignee: National Semiconductor CorporationInventors: Roy L. Yarbrough, Jay R. Chapin
-
Patent number: 4845442Abstract: According to the teachings of this invention, a novel sense amplifier is provided which includes a current steering transistor having its emitter connected to the collector of a current mirror transistor, its collector connected to the base of an output transistor, and its base driven by the input signal. With a low input signal, the emitter of the current steering transistor is pulled low, thereby pulling the base of the output transistor low. Conversely, when the input signal is high, and the current steering transistor ceases to operate in the active saturation mode and begins to operate in the inverse active saturation mode, thereby providing current from its base to its collector in order to turn on the output transistor.Type: GrantFiled: June 13, 1988Date of Patent: July 4, 1989Assignee: National Semiconductor Corp.Inventors: Jay R. Chapin, Thomas M. Luich