Patents by Inventor Jay R. Herring
Jay R. Herring has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8799702Abstract: Method and apparatus for providing failover operation for a connection between a first PCIE bridge and a first input/output (IO) device are provided. A first set of bussed bits is exchanged between the first PCIE bridge and the first IO device over a first link using a first set of lanes of the first PCIE bridge. In response to detecting a failure in the first link, at a PCIE bridge end, the first set of lanes is swapped with a second set of lanes of the first PCIE bridge for exchanging a second set of bussed bits between the first PCIE bridge and the first IO device over a second link using the second set of lanes, the second link connecting a second PCIE bridge with a second IO device. In response to detecting the failure in the first link, at an IO device end, the first set of lanes is switched with the second set of lanes for exchanging the second set of bussed bits between the first PCIE bridge and the first IO device over the second link using the second set of lanes.Type: GrantFiled: November 19, 2012Date of Patent: August 5, 2014Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, Jay R. Herring, Gregory M. Nordstrom, William A. Thompson
-
Patent number: 8677176Abstract: Method and apparatus for providing failover operation for a connection between a first PCIE bridge and a first input/output (IO) device are provided. A first set of bussed bits is exchanged between the first PCIE bridge and the first IO device over a first link using a first set of lanes of the first PCIE bridge. In response to detecting a failure in the first link, at a PCIE bridge end, the first set of lanes is swapped with a second set of lanes of the first PCIE bridge for exchanging a second set of bussed bits between the first PCIE bridge and the first IO device over a second link using the second set of lanes, the second link connecting a second PCIE bridge with a second IO device. In response to detecting the failure in the first link, at an IO device end, the first set of lanes is switched with the second set of lanes for exchanging the second set of bussed bits between the first PCIE bridge and the first IO device over the second link using the second set of lanes.Type: GrantFiled: December 3, 2010Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, Jay R. Herring, Gregory M. Nordstrom, William A. Thompson
-
Patent number: 8645747Abstract: Method and apparatus for providing failover operation for a connection between a first PCIE bridge and a first input/output (IO) device are provided. A first set of bussed bits is exchanged between the first PCIE bridge and the first IO device over a first link using a first set of lanes of the first PCIE bridge. In response to detecting the failure in the first link, the first set of bussed bits is exchanged between the first PCIE bridge and the first IO device using an unused portion of a second link connecting a second PCIE bridge and a second IO device.Type: GrantFiled: November 19, 2012Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, Jay R. Herring, Gregory M. Nordstrom, William A. Thompson
-
Patent number: 8645746Abstract: Method and apparatus for providing failover operation for a connection between a first PCIE bridge and a first input/output (IO) device are provided. A first set of bussed bits is exchanged between the first PCIE bridge and the first IO device over a first link using a first set of lanes of the first PCIE bridge. In response to detecting the failure in the first link, the first set of bussed bits is exchanged between the first PCIE bridge and the first IO device using an unused portion of a second link connecting a second PCIE bridge and a second IO device.Type: GrantFiled: December 3, 2010Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, Jay R. Herring, Gregory M. Nordstrom, William A. Thompson
-
Publication number: 20120144087Abstract: Method and apparatus for providing failover operation for a connection between a first PCIE bridge and a first input/output (IO) device are provided. A first set of bussed bits is exchanged between the first PCIE bridge and the first IO device over a first link using a first set of lanes of the first PCIE bridge. In response to detecting the failure in the first link, the first set of bussed bits is exchanged between the first PCIE bridge and the first IO device using an unused portion of a second link connecting a second PCIE bridge and a second IO device.Type: ApplicationFiled: December 3, 2010Publication date: June 7, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: PATRICK A. BUCKLAND, JAY R. HERRING, GREGORY M. NORDSTROM, WILLIAM A. THOMPSON
-
Publication number: 20120144230Abstract: Method and apparatus for providing failover operation for a connection between a first PCIE bridge and a first input/output (IO) device are provided. A first set of bussed bits is exchanged between the first PCIE bridge and the first IO device over a first link using a first set of lanes of the first PCIE bridge. In response to detecting a failure in the first link, at a PCIE bridge end, the first set of lanes is swapped with a second set of lanes of the first PCIE bridge for exchanging a second set of bussed bits between the first PCIE bridge and the first IO device over a second link using the second set of lanes, the second link connecting a second PCIE bridge with a second IO device.Type: ApplicationFiled: December 3, 2010Publication date: June 7, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: PATRICK A. BUCKLAND, JAY R. HERRING, GREGORY M. NORDSTROM, WILLIAM A. THOMPSON
-
Patent number: 8031639Abstract: In order to solve the problem of the detection of the arrival of duplicate data packets in an interconnected, multinode data processing system, each data packet is provided with a field of r bits that are randomly generated for each data packet. However, one of the packets is provided with a field that is computed from the other randomly generated field entries in a checksum computation which yields a selected nonzero checksum value. A running checksum at the receiver is used to determine whether or not, after the receipt of the specified number, k, of data packets, a duplicate packet has been received.Type: GrantFiled: September 17, 2009Date of Patent: October 4, 2011Assignee: International Business Machines CorporationInventors: Carl A. Bender, Fu Chung Chang, Kevin J. Gildea, Rama K. Govindaraju, Jay R. Herring, Peter H. Hochschild, Richard A. Swetz
-
Patent number: 7925728Abstract: A series of state transitions is indicative of performance of hardware service actions. A transition from, for instance, a disconnected state to a connected state for a hardware component is indicative of performance of a service action for the hardware component. Detection of this transition is automatic.Type: GrantFiled: September 8, 2005Date of Patent: April 12, 2011Assignee: International Business Machines CorporationInventors: Mark G. Atkins, John Divirgilio, Jay R. Herring, LeRoy R. Lundin, Nicholas P. Rash, Karen F. Rash, legal representative
-
Patent number: 7792098Abstract: A method is provided for packet flow control for a switching node of a data transfer network. The method includes actively managing space allocations in a central queue of a switching node allotted to the ports of the switching node based on the amount of unused space currently available in the central queue. In a further aspect, the method includes separately tracking unallocated space and vacated allocated space, which had been used to buffer packets received by the ports but were vacated since a previous management update due to a packet being removed from the central queue. Each port is offered vacated space that is currently allocated to that port and a quantity of the currently unallocated space in the central queue to distribute to one or more virtual lanes of the port.Type: GrantFiled: April 18, 2008Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Derrick L. Garmire, Jay R. Herring, Ronald A. Linton, Scot H. Rider
-
Patent number: 7774496Abstract: Method, system and program product are provided for reducing size of memory required for a switching node's forwarding table by employing forwarding tables of different types to map received data packets addressed to downstream nodes and upstream nodes to appropriate output ports of the switching node. The method includes receiving a data packet at a data transfer node of a network and selecting a forwarding table from multiple types of forwarding tables accessible by the node based on an attribute associated with the received data packet, and mapping the data packet to an output port of the node utilizing the forwarding table selected from the multiple types of forwarding tables based on the attribute associated with the packet.Type: GrantFiled: June 21, 2007Date of Patent: August 10, 2010Assignee: International Business Machines CorporationInventors: Jay R. Herring, Scot H. Rider
-
Patent number: 7668923Abstract: A system and method are provided in which communication adapters, which are used for the transfer of message packets from and amongst a plurality of data processing nodes, are provided with internal storage which is used to indicate the status of a particular adapter as a master, as a slave or as a backup up adapter. This information provides the adapters with the ability to be called into service to take over the operations of another adapter in the event of node or adapter failure.Type: GrantFiled: October 14, 2003Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Jay R. Herring, Tracy C. Phillips
-
Publication number: 20100008251Abstract: In order to solve the problem of the detection of the arrival of duplicate data packets in an interconnected, multinode data processing system, each data packet is provided with a field of r bits that are randomly generated for each data packet. However, one of the packets is provided with a field that is computed from the other randomly generated field entries in a checksum computation which yields a selected nonzero checksum value. A running checksum at the receiver is used to determine whether or not, after the receipt of the specified number, k, of data packets, a duplicate packet has been received.Type: ApplicationFiled: September 17, 2009Publication date: January 14, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Carl A. Bender, Fu Chung Chang, Kevin J. Gildea, Rama K. Govindaraju, Jay R. Herring, Peter H. Hochschild, Richard A. Swetz
-
Patent number: 7619993Abstract: In order to solve the problem of the detection of the arrival of duplicate data packets in an interconnected, multinode data processing system, each data packet is provided with a field of r bits that are randomly generated for each data packet. However, one of the packets is provided with a field that is computed from the other randomly generated field entries in a checksum computation which yields a selected nonzero checksum value. A running checksum at the receiver is used to determine whether or not, after the receipt of the specified number, k, of data packets, a duplicate packet has been received.Type: GrantFiled: November 1, 2005Date of Patent: November 17, 2009Assignee: International Business Machines CorporationInventors: Carl A. Bender, Fu Chung Chang, Kevin J. Gildea, Rama J. Govindaraju, Jay R. Herring, Peter H. Hochschild, Richard A. Swetz
-
Patent number: 7596734Abstract: A system for performing AC self-test on an integrated circuit that includes a system clock for normal operation is provided. The system includes the system clock, self-test circuitry, a first and second test register to capture and launch test data in response to a sequence of data pulses, and a logic circuit to be tested. The self-test circuitry includes an AC self-test controller and a clock splitter. The clock splitter generates the sequence of data pulses including a long data capture pulse followed by an at speed data launch pulse and an at speed data capture pulse followed by a long data launch pulse. The at speed data launch pulse and the at speed data capture pulse are generated for a common cycle of the system clock.Type: GrantFiled: August 4, 2008Date of Patent: September 29, 2009Assignee: International Business Machines CorporationInventors: John D. Flanagan, Jay R. Herring, Tin-Chee Lo
-
Patent number: 7573810Abstract: Deadlocks are avoided in performing failovers in communications environments that include partnered interfaces. An ordered set of steps are performed to failover from one interface of a partnered interface to another interface of the partnered interface such that deadlocks are avoided.Type: GrantFiled: December 14, 2005Date of Patent: August 11, 2009Assignee: International Business Machines CorporationInventors: Jay R. Herring, Aruna V. Ramanan, Karen F. Rash, legal representative, Nicholas P. Rash
-
Patent number: 7539772Abstract: A method is provided for reducing size of memory required for a switching node's forwarding table by employing forwarding tables of different types to map received data packets addressed to downstream nodes and upstream nodes to appropriate output ports of the switching node. The method includes receiving a data packet at a data transfer node of a network and selecting a forwarding table from multiple types of forwarding tables accessible by the node based on an attribute associated with the received data packet, and mapping the data packet to an output port of the node utilizing the forwarding table selected from the multiple types of forwarding tables based on the attribute associated with the packet.Type: GrantFiled: August 20, 2007Date of Patent: May 26, 2009Assignee: lnternational Business Machines CorporationInventors: Jay R. Herring, Scot H. Rider
-
Publication number: 20080313514Abstract: A system for performing AC self-test on an integrated circuit that includes a system clock for normal operation is provided. The system includes the system clock, self-test circuitry, a first and second test register to capture and launch test data in response to a sequence of data pulses, and a logic circuit to be tested. The self-test circuitry includes an AC self-test controller and a clock splitter. The clock splitter generates the sequence of data pulses including a long data capture pulse followed by an at speed data launch pulse and an at speed data capture pulse followed by a long data launch pulse. The at speed data launch pulse and the at speed data capture pulse are generated for a common cycle of the system clock.Type: ApplicationFiled: August 4, 2008Publication date: December 18, 2008Applicant: International Business Machines CorporationInventors: John D. Flanagan, Jay R. Herring, Tin-Chee Lo
-
Patent number: 7430698Abstract: A method and system for performing AC self-test on an integrated circuit that includes a system clock for use during normal operation are provided. The method includes applying a long data capture pulse to a first test register in response to the system clock, applying an at speed data launch pulse to the first test register in response to the system clock, inputting the data from the first register to a logic path in response to applying the at speed data launch pulse to the first test register, applying an at speed data capture pulse to a second test register in response to the system clock, inputting the logic path output to the second test register in response to applying the at speed data capture pulse to the second test register, and applying a long data launch pulse to the second test register in response to the system clock.Type: GrantFiled: December 30, 2005Date of Patent: September 30, 2008Assignee: International Business Machines CorporationInventors: John D. Flanagan, Jay R. Herring, Tin-Chee Lo
-
Publication number: 20080205278Abstract: A method is provided for packet flow control for a switching node of a data transfer network. The method includes actively managing space allocations in a central queue of a switching node allotted to the ports of the switching node based on the amount of unused space currently available in the central queue. In a further aspect, the method includes separately tracking unallocated space and vacated allocated space, which had been used to buffer packets received by the ports but were vacated since a previous management update due to a packet being removed from the central queue. Each port is offered vacated space that is currently allocated to that port and a quantity of the currently unallocated space in the central queue to distribute to one or more virtual lanes of the port.Type: ApplicationFiled: April 18, 2008Publication date: August 28, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Derrick L. Garmire, Jay R. Herring, Ronald A. Linton, Scot H. Rider
-
Patent number: 7412638Abstract: A method of controlling test data with a boundary latch module having a plurality of latches to facilitate logic built-in self-testing of an integrated circuit (IC) is provided which includes providing a plurality of selection devices for selecting initialization data to store in the plurality of latches of the IC's boundary latch module. The initialization data is selected from a plurality of scan paths of the integrated circuit, and the initialization data from at least one of the latches is provided as input to a logic circuit of the IC or output of the IC. In another aspect, the method includes selecting a datum from an external input or test-pattern generator of the integrated circuit for capture in at least one of the latches and input to a multiple-input signature register, which stores a signature of the integrated circuit resulting from the logic built-in self-testing.Type: GrantFiled: June 14, 2007Date of Patent: August 12, 2008Assignee: International Business Machines CorporationInventors: Marvin J. Rich, Jay R. Herring