Patents by Inventor Jay Tu
Jay Tu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9805227Abstract: Methods and apparatuses for selecting a subset of RFID tags are provided in some embodiments. These methods and apparatuses utilize the susceptibility to light by persistent nodes found in passive tags. Light can be used to intentionally reduce persistence times in a particular subset tags or even an individual tag. Then, persistent nodes can be used as a selection criterion to distinguish previously illuminated tags from non-illuminated tags. In other embodiments, a power circuit receives a RF input source and generates a direct current (DC) output voltage. The circuit includes a bias circuit to supply a gate to source bias, which is independent of the DC output voltage. The circuit further includes a voltage multiplier circuit that is coupled to the bias circuit. The voltage multiplier circuit has MOS transistors with one transistor to receive the gate to source bias.Type: GrantFiled: July 23, 2015Date of Patent: October 31, 2017Assignee: Ruizhang Technology Limited CompanyInventors: Mark Alfred Hadley, James Harold Atherton, Jay Tu, Edward John Boling, John Stephen Smith
-
Patent number: 9218519Abstract: Methods and apparatuses for selecting a subset of RFID tags are provided in some embodiments. These methods and apparatuses utilize the susceptibility to light by persistent nodes found in passive tags. Light can be used to intentionally reduce persistence times in a particular subset tags or even an individual tag. Then, persistent nodes can be used as a selection criterion to distinguish previously illuminated tags from non-illuminated tags. In other embodiments, a power circuit receives a RF input source and generates a direct current (DC) output voltage. The circuit includes a bias circuit to supply a gate to source bias, which is independent of the DC output voltage. The circuit further includes a voltage multiplier circuit that is coupled to the bias circuit. The voltage multiplier circuit has MOS transistors with one transistor to receive the gate to source bias.Type: GrantFiled: March 8, 2013Date of Patent: December 22, 2015Assignee: Alien Technology CorporationInventors: Mark Alfred Hadley, James Harold Atherton, Jay Tu, Edward John Boling, John Stephen Smith
-
Publication number: 20150332138Abstract: Methods and apparatuses for selecting a subset of RFID tags are provided in some embodiments. These methods and apparatuses utilize the susceptibility to light by persistent nodes found in passive tags. Light can be used to intentionally reduce persistence times in a particular subset tags or even an individual tag. Then, persistent nodes can be used as a selection criterion to distinguish previously illuminated tags from non-illuminated tags. In other embodiments, a power circuit receives a RF input source and generates a direct current (DC) output voltage. The circuit includes a bias circuit to supply a gate to source bias, which is independent of the DC output voltage. The circuit further includes a voltage multiplier circuit that is coupled to the bias circuit. The voltage multiplier circuit has MOS transistors with one transistor to receive the gate to source bias.Type: ApplicationFiled: July 23, 2015Publication date: November 19, 2015Inventors: Mark Alfred Hadley, James Harold Atherton, Jay Tu, Edward John Boling, John Stephen Smith
-
Publication number: 20150169908Abstract: Methods and apparatuses for selecting a subset of RFID tags are provided in some embodiments. These methods and apparatuses utilize the susceptibility to light by persistent nodes found in passive tags. Light can be used to intentionally reduce persistence times in a particular subset tags or even an individual tag. Then, persistent nodes can be used as a selection criterion to distinguish previously illuminated tags from non-illuminated tags. In other embodiments, a power circuit receives a RF input source and generates a direct current (DC) output voltage. The circuit includes a bias circuit to supply a gate to source bias, which is independent of the DC output voltage. The circuit further includes a voltage multiplier circuit that is coupled to the bias circuit. The voltage multiplier circuit has MOS transistors with one transistor to receive the gate to source bias.Type: ApplicationFiled: September 12, 2014Publication date: June 18, 2015Inventors: Mark Alfred Hadley, James Harold Atherton, Jay Tu, Edward John Boling, John Stephen Smith
-
Publication number: 20130300540Abstract: Methods and apparatuses for selecting a subset of RFID tags are provided in some embodiments. These methods and apparatuses utilize the susceptibility to light by persistent nodes found in passive tags. Light can be used to intentionally reduce persistence times in a particular subset tags or even an individual tag. Then, persistent nodes can be used as a selection criterion to distinguish previously illuminated tags from non-illuminated tags. In other embodiments, a power circuit receives a RF input source and generates a direct current (DC) output voltage. The circuit includes a bias circuit to supply a gate to source bias, which is independent of the DC output voltage. The circuit further includes a voltage multiplier circuit that is coupled to the bias circuit. The voltage multiplier circuit has MOS transistors with one transistor to receive the gate to source bias.Type: ApplicationFiled: March 8, 2013Publication date: November 14, 2013Inventors: Mark Alfred Hadley, James Harold Atherton, Jay Tu, Edward John Boling, John Stephen Smith
-
Patent number: 8395505Abstract: Methods and apparatuses for selecting a subset of RFID tags are provided in some embodiments. These methods and apparatuses utilize the susceptibility to light by persistent nodes found in passive tags. Light can be used to intentionally reduce persistence times in a particular subset tags or even an individual tag. Then, persistent nodes can be used as a selection criterion to distinguish previously illuminated tags from non-illuminated tags. In other embodiments, a power circuit receives a RF input source and generates a direct current (DC) output voltage. The circuit includes a bias circuit to supply a gate to source bias, which is independent of the DC output voltage. The circuit further includes a voltage multiplier circuit that is coupled to the bias circuit. The voltage multiplier circuit has MOS transistors with one transistor to receive the gate to source bias.Type: GrantFiled: April 7, 2009Date of Patent: March 12, 2013Assignee: Alien Technology CorporationInventors: Mark Alfred Hadley, James Harold Atherton, Jay Tu, Edward John Boling, John Stephen Smith
-
Publication number: 20120249303Abstract: Methods and apparatuses for selecting a subset of RFID tags are provided in some embodiments. These methods and apparatuses utilize the susceptibility to light by persistent nodes found in passive tags. Light can be used to intentionally reduce persistence times in a particular subset tags or even an individual tag. Then, persistent nodes can be used as a selection criterion to distinguish previously illuminated tags from non-illuminated tags. In other embodiments, a power circuit receives a RF input source and generates a direct current (DC) output voltage. The circuit includes a bias circuit to supply a gate to source bias, which is independent of the DC output voltage. The circuit further includes a voltage multiplier circuit that is coupled to the bias circuit. The voltage multiplier circuit has MOS transistors with one transistor to receive the gate to source bias.Type: ApplicationFiled: April 7, 2009Publication date: October 4, 2012Inventors: Mark Alfred Hadley, James Harold Atherton, Jay Tu, Edward John Boling, John Stephen Smith
-
Patent number: 7172910Abstract: Apparatuses and methods for forming displays are claimed. One embodiment of the invention relates to forming an assembly using different sized blocks in either a flexible or rigid substrate.Type: GrantFiled: June 28, 2005Date of Patent: February 6, 2007Assignee: Alien Technology CorporationInventors: Mark A. Hadley, Ann Chiang, Gordon S. W. Craig, Jeffrey Jay Jacobsen, John Stephen Smith, Jay Tu, Roger Green Stewart
-
Publication number: 20060014322Abstract: An apparatus and methods of making an electronic assembly. The electronic assembly comprises a functional block having at least one asymmetric feature. The functional block comprises an integrated circuitry to perform a function pertaining to the electronic assembly. The electronic assembly further comprises a substrate having a receptor site to mate with the functional block using a fluidic self-assembly process.Type: ApplicationFiled: June 14, 2005Publication date: January 19, 2006Inventors: Gordon Craig, Eric Snyder, Jay Tu
-
Publication number: 20050255620Abstract: Apparatuses and methods for forming displays are claimed. One embodiment of the invention relates to forming an assembly using different sized blocks in either a flexible or rigid substrate.Type: ApplicationFiled: June 28, 2005Publication date: November 17, 2005Inventors: Mark Hadley, Ann Chiang, Gordon Craig, Jeffrey Jacobsen, John Smith, Jay Tu, Roger Stewart
-
Patent number: 6927085Abstract: Apparatuses and methods for forming displays are claimed. One embodiment of the invention relates to forming an assembly using different sized blocks in either a flexible or rigid substrate.Type: GrantFiled: June 30, 2003Date of Patent: August 9, 2005Assignee: Alien Technology CorporationInventors: Mark A. Hadley, Ann Chiang, Gordon S. W. Craig, Jeffrey Jay Jacobsen, John Stephen Smith, Jay Tu, Roger Green Stewart
-
Publication number: 20040068864Abstract: Apparatuses and methods for forming displays are claimed. One embodiment of the invention relates to forming an assembly using different sized blocks in either a flexible or rigid substrate.Type: ApplicationFiled: June 30, 2003Publication date: April 15, 2004Inventors: Mark A. Hadley, Ann Chiang, Gordon S. W. Craig, Jeffrey Jay Jacobsen, John Stephen Smith, Jay Tu, Roger Green Stewart
-
Patent number: 6683663Abstract: Apparatuses and methods for forming displays are claimed. One embodiment of the invention relates to forming an assembly using different sized blocks in either a flexible or rigid substrate.Type: GrantFiled: August 17, 2001Date of Patent: January 27, 2004Assignee: Alien Technology CorporationInventors: Mark A. Hadley, Ann Chiang, Gordon S. W. Craig, Jeffrey Jay Jacobsen, John Stephen Smith, Jay Tu, Roger Green Stewart
-
Patent number: 6586338Abstract: Methods for forming elements having a predetermined shape and for assembling the elements. In one example of a method, each of the elements includes a functional component which is disposed on a first face of a first substrate. A layer representing a first portion of the first substrate at a second face of the first substrate is removed, leaving a second portion of the first substrate on the first substrate. The second portion is etched through a first patterned mask on a surface of the second portion. The plurality of elements is then released from the first substrate. The plurality of elements may then be combined with a fluid to form a slurry. In another example of a method, the first face is etched vertically in regions adjacent to the edges of the plurality of elements, and regions below the first face are etched laterally, and then the plurality of elements are released from the substrate.Type: GrantFiled: April 23, 2002Date of Patent: July 1, 2003Assignee: Alien Technology CorporationInventors: John Stephen Smith, Mark A. Hadley, Jay Tu
-
Publication number: 20020127864Abstract: Methods for forming elements having a predetermined shape and for assembling the elements. In one example of a method, each of the elements includes a functional component which is disposed on a first face of a first substrate. A layer representing a first portion of the first substrate at a second face of the first substrate is removed, leaving a second portion of the first substrate on the first substrate. The second portion is etched through a first patterned mask on a surface of the second portion. The plurality of elements is then released from the first substrate. The plurality of elements may then be combined with a fluid to form a slurry. In another example of a method, the first face is etched vertically in regions adjacent to the edges of the plurality of elements, and regions below the first face are etched laterally, and then the plurality of elements are released from the substrate.Type: ApplicationFiled: April 23, 2002Publication date: September 12, 2002Inventors: John Stephen Smith, Mark A. Hadley, Jay Tu
-
Patent number: 6420266Abstract: Methods for forming elements having a predetermined shape and for assembling the elements. In one example of a method, each of the elements includes a functional component which is disposed on a first face of a first substrate. A layer representing a first portion of the first substrate at a second face of the first substrate is removed, leaving a second portion of the first substrate on the first substrate. The second portion is etched through a first patterned mask on a surface of the second portion. The plurality of elements is then released from the first substrate. The plurality of elements may then be combined with a fluid to form a slurry. In another example of a method, the first face is etched vertically in regions adjacent to the edges of the plurality of elements, and regions below the first face are etched laterally, and then the plurality of elements are released from the substrate.Type: GrantFiled: November 2, 1999Date of Patent: July 16, 2002Assignee: Alien Technology CorporationInventors: John Stephen Smith, Mark A. Hadley, Jay Tu