Patents by Inventor Jean Devin
Jean Devin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8789165Abstract: A method may be for detecting potentially suspicious operation of an electronic device configured to operate in the course of activity sessions. The method may include within the device, a metering, from an initial instant of the number of activity sessions having a duration below a first threshold, and a comparison of this number with a second threshold.Type: GrantFiled: February 15, 2011Date of Patent: July 22, 2014Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics N.V.Inventors: Marco Bildgen, Jean Devin
-
Publication number: 20110202948Abstract: A method may be for detecting potentially suspicious operation of an electronic device configured to operate in the course of activity sessions. The method may include within the device, a metering, from an initial instant of the number of activity sessions having a duration below a first threshold, and a comparison of this number with a second threshold.Type: ApplicationFiled: February 15, 2011Publication date: August 18, 2011Applicants: STMicroelectronics (Rousset) SAS, STMicroelectronics N.V.Inventors: Marco Bildgen, Jean Devin
-
Patent number: 7453732Abstract: The present invention relates to a method for programming a memory cell having a determined transconductance curve. The programming of the memory cell comprises a series of programming cycles each comprising a step of verifying the state of the memory cell. According to the present invention, the verify step comprises a first read of the memory cell with a first read voltage greater than a reference threshold voltage, and a second read of the memory cell with a second read voltage lower than or equal to the reference threshold voltage. The memory cell is considered not to be in the programmed state if first- and second-read currents flowing through the memory cell are above determined thresholds, and programming voltage pulses are applied to the memory cell while the latter is not in the programmed state. Application in particular to the programming of Flash memory cells.Type: GrantFiled: April 30, 2007Date of Patent: November 18, 2008Assignee: STMicroelectronics SAInventor: Jean Devin
-
Patent number: 7330381Abstract: The present invention relates to a memory on a silicon microchip, comprising a serial input/output and an integrated memory array addressable under N bits. According to the present invention, the memory comprises means for storing a most significant address allocated to the memory within an extended memory array addressable with an extended address of N+K bits, an extended address counter for storing an extended address received at the serial input/output of the memory, the extended address comprising N least significant bits that are applied to the integrated memory array, and K most significant bits, means for comparing the K most significant bits with the most significant address allocated to the memory, and means for preventing the execution of a command for reading or writing the integrated memory array if the K most significant address bits are different to the most significant address allocated to the memory.Type: GrantFiled: December 9, 2004Date of Patent: February 12, 2008Assignee: STMicroelectronics, S.A.Inventors: Sebastien Zink, Paola Cavaleri, Bruno Leconte, Jean Devin, Francois Maugain
-
Publication number: 20070201278Abstract: The present invention relates to a method for programming a memory cell having a determined transconductance curve. The programming of the memory cell comprises a series of programming cycles each comprising a step of verifying the state of the memory cell. According to the present invention, the verify step comprises a first read of the memory cell with a first read voltage greater than a reference threshold voltage, and a second read of the memory cell with a second read voltage lower than or equal to the reference threshold voltage. The memory cell is considered not to be in the programmed state if first- and second-read currents flowing through the memory cell are above determined thresholds, and programming voltage pulses are applied to the memory cell while the latter is not in the programmed state. Application in particular to the programming of Flash memory cells.Type: ApplicationFiled: April 30, 2007Publication date: August 30, 2007Applicant: STMICROELECTRONICS S.A.Inventor: Jean Devin
-
Patent number: 7218553Abstract: The present invention relates to a method for programming a memory cell having a determined transconductance curve. The programming of the memory cell comprises a series of programming cycles each comprising a step of verifying the state of the memory cell. According to the present invention, the verify step comprises a first read of the memory cell with a first read voltage greater than a reference threshold voltage, and a second read of the memory cell with a second read voltage lower than or equal to the reference threshold voltage. The memory cell is considered not to be in the programmed state if first- and second-read currents flowing through the memory cell are above determined thresholds, and programming voltage pulses are applied to the memory cell while the latter is not in the programmed state. Application in particular to the programming of Flash memory cells.Type: GrantFiled: August 30, 2005Date of Patent: May 15, 2007Assignee: STMicroelectronics S.A.Inventor: Jean Devin
-
Patent number: 7068538Abstract: A memory circuit comprising a memory area for storing data, a non-volatile memory area for storing at least one identification code, and a pin for storing the identification code in the non-volatile memory area. The memory circuit further comprising a programmable register in which a programmable state is fixed, wherein the programmable state indicates if the identification code has been stored in the non-volatile memory area, and a logic module which blocks any subsequent changes to the identification code fixed in the non-volatile memory area in response to the programmable state in the programmable register indicating that the identification code has been stored in the non-volatile area. The invention also relates to an associated method. The invention is useful particularly to avoid fraudulent reprogramming of the area containing the identification code. The invention also relates to an associated method.Type: GrantFiled: August 18, 2004Date of Patent: June 27, 2006Assignee: STMicroelectronics, S.A.Inventor: Jean Devin
-
Publication number: 20060056261Abstract: The present invention relates to a memory on a silicon microchip, comprising a serial input/output and an integrated memory array addressable under N bits. According to the present invention, the memory comprises means for storing a most significant address allocated to the memory within an extended memory array addressable with an extended address of N+K bits, an extended address counter for storing an extended address received at the serial input/output of the memory, the extended address comprising N least significant bits that are applied to the integrated memory array, and K most significant bits, means for comparing the K most significant bits with the most significant address allocated to the memory, and means for preventing the execution of a command for reading or writing the integrated memory array if the K most significant address bits are different to the most significant address allocated to the memory.Type: ApplicationFiled: December 9, 2004Publication date: March 16, 2006Applicant: STMicroelectronics SAInventors: Sebastien Zink, Paola Cavaleri, Bruno Leconte, Jean Devin, Francois Maugain
-
Publication number: 20060056239Abstract: The present invention relates to a method for programming a memory cell having a determined transconductance curve. The programming of the memory cell comprises a series of programming cycles each comprising a step of verifying the state of the memory cell. According to the present invention, the verify step comprises a first read of the memory cell with a first read voltage greater than a reference threshold voltage, and a second read of the memory cell with a second read voltage lower than or equal to the reference threshold voltage. The memory cell is considered not to be in the programmed state if first- and second-read currents flowing through the memory cell are above determined thresholds, and programming voltage pulses are applied to the memory cell while the latter is not in the programmed state. Application in particular to the programming of Flash memory cells.Type: ApplicationFiled: August 30, 2005Publication date: March 16, 2006Applicant: STMicroelectronics SAInventor: Jean Devin
-
Patent number: 6933764Abstract: An integrated circuit having a voltage generator supplying a determined voltage, a voltage-limiting circuit arranged at the output of the voltage generator, the voltage-limiting circuit having at least one PN junction formed by a diode-arranged MOS transistor, the PN junction having a breakdown voltage defining a threshold for triggering the voltage-limiting circuit as from which the PN junction is on by avalanche effect, at least one load in series with the PN junction for limiting an avalanche current passing through the PN junction when the PN junction is on, and at least one switch in parallel with the PN junction and the load, the switch arranged in the open state when the PN junction is off and to be in the closed state when the PN junction is on.Type: GrantFiled: November 24, 2003Date of Patent: August 23, 2005Assignee: STMicroelectronics S.A.Inventor: Jean Devin
-
Publication number: 20050078503Abstract: A memory circuit comprising a memory area for storing data, a non-volatile memory area for storing at least one identification code, and a pin for storing the identification code in the non-volatile memory area. The memory circuit further comprising a programmable register in which a programmable state is fixed, wherein the programmable state indicates if the identification code has been stored in the non-volatile memory area, and a logic module which blocks any subsequent changes to the identification code fixed in the non-volatile memory area in response to the programmable state in the programmable register indicating that the identification code has been stored in the non-volatile area. The invention also relates to an associated method. The invention is useful particularly to avoid fraudulent reprogramming of the area containing the identification code. The invention also relates to an associated method.Type: ApplicationFiled: August 18, 2004Publication date: April 14, 2005Applicant: STMICROELECTRONICS SAInventor: Jean Devin
-
Patent number: 6807103Abstract: The present invention relates to a page-erasable FLASH memory including a memory array having a plurality of pages each with floating-gate transistors connected by their gates to word lines, a word line decoder connected to the word lines of the memory, and the application of a positive erase voltage to the source or drain electrodes of all the floating-gate transistors of a sector forming a page to be erased. According to the present invention, the word line decoder includes a unit for applying, when a page is being erased, a negative erase voltage to the gates of the transistors of the page to be erased, while applying a positive inhibit voltage to the gates of the transistors of at least one page that is not to be erased.Type: GrantFiled: May 15, 2003Date of Patent: October 19, 2004Assignee: STMicroelectronics S.A.Inventors: Paola Cavaleri, Bruno Leconte, Sébastien Zink, Jean Devin
-
Publication number: 20040164788Abstract: An integrated circuit having a voltage generator supplying a determined voltage, a voltage-limiting circuit arranged at the output of the voltage generator, the voltage-limiting circuit having at least one PN junction formed by a diode-arranged MOS transistor, the PN junction having a breakdown voltage defining a threshold for triggering the voltage-limiting circuit as from which the PN junction is on by avalanche effect, at least one load in series with the PN junction for limiting an avalanche current passing through the PN junction when the PN junction is on, and at least one switch in parallel with the PN junction and the load, the switch arranged in the open state when the PN junction is off and to be in the closed state when the PN junction is on.Type: ApplicationFiled: November 24, 2003Publication date: August 26, 2004Applicant: STMicroelectronics S.A.Inventor: Jean Devin
-
Patent number: 6714453Abstract: A FLASH memory erasable by page includes a flash memory array containing a plurality of floating gate transistors arranged in pages, and a checking circuit for checking the threshold voltages of the floating gate transistors. Programmed transistors that have a threshold voltage less than a given threshold are reprogrammed. The checking circuit includes a non-volatile counter formed by at least one row of floating gate transistors, a reading circuit for reading the address of a page to be checked in the counter, and an incrementing circuit for incrementing the counter after a page has been checked.Type: GrantFiled: January 28, 2003Date of Patent: March 30, 2004Assignee: STMicroelectronics SAInventors: Paola Cavaleri, Bruno Leconte, Sebastien Zink, Jean Devin
-
Publication number: 20040017722Abstract: The present invention relates to a page-erasable FLASH memory including a memory array having a plurality of pages each with floating-gate transistors connected by their gates to word lines, a word line decoder connected to the word lines of the memory, and the application of a positive erase voltage to the source or drain electrodes of all the floating-gate transistors of a sector forming a page to be erased. According to the present invention, the word line decoder includes a unit for applying, when a page is being erased, a negative erase voltage to the gates of the transistors of the page to be erased, while applying a positive inhibit voltage to the gates of the transistors of at least one page that is not to be erased.Type: ApplicationFiled: May 15, 2003Publication date: January 29, 2004Applicant: STMicroelectronics SAInventors: Paola Cavaleri, Bruno Leconte, Sebastien Zink, Jean Devin
-
Patent number: 6621720Abstract: The integrated circuit includes a detection circuit and a rectifier circuit that are series-connected, to provide a rectified voltage, and a low voltage regulation circuit that receives the rectified voltage and provides a low voltage. According to the invention, the circuit also has a voltage production circuit that receives the rectified voltage and produces a high voltage different from the low voltage. In one embodiment, the circuit also includes a memory having a memory array receiving the low voltage and the high voltage.Type: GrantFiled: December 27, 2001Date of Patent: September 16, 2003Assignee: STMicroelectronics SAInventors: Jean Devin, Mohamad Chehadi
-
Publication number: 20030133344Abstract: A FLASH memory erasable by page includes a flash memory array containing a plurality of floating gate transistors arranged in pages, and a checking circuit for checking the threshold voltages of the floating gate transistors. Programmed transistors that have a threshold voltage less than a given threshold are reprogrammed. The checking circuit includes a non-volatile counter formed by at least one row of floating gate transistors, a reading circuit for reading the address of a page to be checked in the counter, and an incrementing circuit for incrementing the counter after a page has been checked.Type: ApplicationFiled: January 28, 2003Publication date: July 17, 2003Applicant: STMicroelectronics S.A.Inventors: Paola Cavaleri, Bruno Leconte, Sebastien Zink, Jean Devin
-
Patent number: 6568510Abstract: A FLASH memory erasable by page includes a flash memory array containing a plurality of floating gate transistors arranged in pages, and a checking circuit for checking the threshold voltages of the floating gate transistors. Programmed transistors that have a threshold voltage less than a given threshold are reprogrammed. The checking circuit includes a non-volatile counter formed by at least one row of floating gate transistors, a reading circuit for reading the address of a page to be checked in the counter, and an incrementing circuit for incrementing the counter after a page has been checked.Type: GrantFiled: November 15, 2001Date of Patent: May 27, 2003Assignee: STMicroelectronics S.A.Inventors: Paola Cavaleri, Bruno Leconte, Sébastien Zink, Jean Devin
-
Publication number: 20020119625Abstract: A FLASH memory erasable by page includes a flash memory array containing a plurality of floating gate transistors arranged in pages, and a checking circuit for checking the threshold voltages of the floating gate transistors. Programmed transistors that have a threshold voltage less than a given threshold are reprogrammed. The checking circuit includes a non-volatile counter formed by at least one row of floating gate transistors, a reading circuit for reading the address of a page to be checked in the counter, and an incrementing circuit for incrementing the counter after a page has been checked.Type: ApplicationFiled: November 15, 2001Publication date: August 29, 2002Applicant: STMicroelectronics S.A.Inventors: Paola Cavaleri, Bruno Leconte, Sebastien Zink, Jean Devin
-
Patent number: 6434056Abstract: Two different types of memory are integrated on the same type of integrated circuit. A microcontroller is associated with each of these memories. In order that the independence of operation of these microcontrollers may be ensured, they are each provided with time delay circuits whose role is to maintain the read or write operation of one microcontroller when another is selected.Type: GrantFiled: December 21, 2000Date of Patent: August 13, 2002Assignee: SGS-Thomson Microelectronics S.A.Inventors: Alessandro Brigati, Jean Devin, Bruno Leconte