Patents by Inventor Jean-Luc Peron
Jean-Luc Peron has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11774225Abstract: A fuze for a projectile intended to be fired by a cannon by ignition of a propellant charge using an electric igniter. This fuze is allowed to pase from a safety position to an armed position following the fire by releasing at least two different safeties. This fuze includes a capacitor which is intended to be connected to the electric igniter and which charges during the ignition of the propellant charge, and also a computer which detects the charge of the capacitor in order to allow the arming of the fuze when this charge is greater than or equal to a reference value, the charge of the capacitor constituting a first fire safety.Type: GrantFiled: February 6, 2020Date of Patent: October 3, 2023Assignee: NEXTER MUNITIONSInventor: Jean-Luc Peron
-
Patent number: 11629940Abstract: A circuit for controlling the firing of an exploding-foil pyrotechnic component including at least one capacitor and switch means, the capacitor being connected to the pyrotechnic component by an array of at least three diodes connected in series and in a direction that prevents the capacitor from discharging, the sum of the reverse voltages of these diodes being greater than the maximum voltage that can be delivered by the capacitor, the switch means including at least two field-effect transistors associated with the array of diodes.Type: GrantFiled: June 15, 2020Date of Patent: April 18, 2023Assignee: NEXTER MUNITIONSInventor: Jean-Luc Peron
-
Publication number: 20220357140Abstract: A fuze for a projectile intended to be fired by a cannon by ignition of a propellant charge using an electric igniter. This fuze is allowed to pass from a safety position to an armed position following the fire by releasing at least two different safeties. This fuze includes a capacitor which is intended to be connected to the electric igniter and which charges during the ignition of the propellant charge, and also a computer which detects the charge of the capacitor in order to allow the arming of the fuze when this charge is greater than or equal to a reference value, the charge of the capacitor constituting a first fire safety.Type: ApplicationFiled: February 6, 2020Publication date: November 10, 2022Applicant: NEXTER MUNITIONSInventor: Jean-Luc PERON
-
Publication number: 20220349686Abstract: A circuit for controlling the firing of an exploding-foil pyrotechnic component including at least one capacitor and switch means, the capacitor being connected to the pyrotechnic component by an array of at least three diodes connected in series and in a direction that prevents the capacitor from discharging, the sum of the reverse voltages of these diodes being greater than the maximum voltage that can be delivered by the capacitor, the switch means including at least two field-effect transistors associated with the array of diodes.Type: ApplicationFiled: June 15, 2020Publication date: November 3, 2022Applicant: NEXTER MUNITIONSInventor: Jean-Luc PERON
-
Patent number: 10333753Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: GrantFiled: July 30, 2018Date of Patent: June 25, 2019Assignee: SATURN LICENSING LLCInventors: Jean-Luc Peron, Matthew Paul Athol Taylor, John Nicholas Wilson, Samuel Asangbeng Atungsiri
-
Patent number: 10180311Abstract: An igniter for propulsion unit including a receptacle having at least one opening through which passes a conducting line connected to an ignition carrier of a slapper contained within the receptacle, the igniter being characterized in that at least one elastomer material is disposed between the ignition carrier and the opening such that the pressure of the gases generated by the propulsion unit which is ignited pushes the elastomer material at the vicinity of the opening of the receptacle so that this elastomer material blocks the opening and avoids any gas leak through this opening.Type: GrantFiled: October 28, 2016Date of Patent: January 15, 2019Assignees: NEXTER MUNITIONS, ROXEL FRANCEInventors: Laurent Reynard, Jean-Luc Peron, Catherine Manuel, Didier Zanelli, Dominique Leveque
-
Publication number: 20180351773Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: ApplicationFiled: July 30, 2018Publication date: December 6, 2018Applicant: SATURN LICENSING LLCInventors: Jean-Luc PERON, Matthew Paul Athol Taylor, John Nicholas Wilson, Samuel Asangbeng Atungsiri
-
Patent number: 10044540Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: GrantFiled: July 31, 2017Date of Patent: August 7, 2018Assignee: SATURN LICENSING LLCInventors: Jean-Luc Peron, Matthew Paul Athol Taylor, John Nicholas Wilson, Samuel Asangbeng Atungsiri
-
Publication number: 20170331656Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: ApplicationFiled: July 31, 2017Publication date: November 16, 2017Applicant: SATURN LICENSING LLCInventors: Jean-Luc PERON, Matthew Paul Athol TAYLOR, John Nicholas WILSON, Samuel Asangbeng ATUNGSIRI
-
Publication number: 20170299349Abstract: An igniter for propulsion unit including a receptacle having at least one opening through which passes a conducting line connected to an ignition carrier of a slapper contained within the receptacle, the igniter being characterized in that at least one elastomer material is disposed between the ignition carrier and the opening such that the pressure of the gases generated by the propulsion unit which is ignited pushes the elastomer material at the vicinity of the opening of the receptacle so that this elastomer material blocks the opening and avoids any gas leak through this opening.Type: ApplicationFiled: October 28, 2016Publication date: October 19, 2017Applicants: NEXTER MUNITIONS, ROXEL FRANCEInventors: Laurent REYNARD, Jean-Luc PERON, Catherine MANUEL, Didier ZANELLI, Dominique LEVEQUE
-
Patent number: 9722836Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: GrantFiled: March 25, 2016Date of Patent: August 1, 2017Assignee: Saturn Licensing LLCInventors: Jean-Luc Peron, Matthew Paul Athol Taylor, John Nicholas Wilson, Samuel Asangbeng Atungsiri
-
Publication number: 20160211997Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: ApplicationFiled: March 25, 2016Publication date: July 21, 2016Applicant: SONY CORPORATIONInventors: JEAN-LUC PERON, MATTHEW PAUL ATHOL TAYLOR, JOHN NICHOLAS WILSON, SAMUEL ASANGBENG ATUNGSIRI
-
Patent number: 9300515Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: GrantFiled: June 30, 2015Date of Patent: March 29, 2016Assignee: SONY CORPORATIONInventors: Jean-Luc Peron, Matthew Paul Athol Taylor, John Nicholas Wilson, Samuel Asangbeng Atungsiri
-
Publication number: 20150304147Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: ApplicationFiled: June 30, 2015Publication date: October 22, 2015Applicant: SONY CORPORATIONInventors: Jean-Luc PERON, Matthew Paul Athol Taylor, John Nicholas Wilson, Samuel Asangbeng Atungsiri
-
Patent number: 9106494Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: GrantFiled: September 16, 2014Date of Patent: August 11, 2015Assignee: SONY CORPORATIONInventors: Jean-Luc Peron, Matthew Paul Athol Taylor, John Nicholas Wilson, Samuel Asanbeng Atungsiri
-
Publication number: 20150003559Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: ApplicationFiled: September 16, 2014Publication date: January 1, 2015Applicant: SONY CORPORATIONInventors: Jean-Luc Peron, Matthew Paul Athol Taylor, John Nicholas Wilson, Samuel Asanbeng Atungsiri
-
Patent number: 8885761Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: GrantFiled: April 9, 2012Date of Patent: November 11, 2014Assignee: Sony CorporationInventors: Jean-Luc Peron, Matthew Paul Athol Taylor, Samuel Asanbeng Atungsiri, John Nicholas Wilson
-
Publication number: 20120250777Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.Type: ApplicationFiled: April 9, 2012Publication date: October 4, 2012Applicant: Sony Europe LimitedInventors: Jean-Luc PERON, Matthew Paul Athol TAYLOR, Samuel Asanbeng ATUNGSIRI, John Nicholas WILSON
-
Patent number: 8155228Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM carrier signals. The interleaver memory reads-out the data symbols on to the OFDM carriers to effect the mapping, the read-out being in a different order than the read-in, and the order being determined from a set of addresses. The set of addresses are generated from an address generator. The address generator includes a linear feedback shift register and a permutation circuit.Type: GrantFiled: September 16, 2011Date of Patent: April 10, 2012Assignee: Sony Europe LimitedInventor: Jean-Luc Peron
-
Patent number: 8130894Abstract: A data processing apparatus maps input symbols to be communicated onto a predetermined number of carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM carrier signals. The interleaver memory reads-out the data symbols on to the OFDM carriers to effect the mapping, the read-out being in a different order than the read-in, and the order being determined from a set of addresses. The set of addresses are generated from an address generator. The address generator includes a linear feedback shift register and a permutation circuit.Type: GrantFiled: March 19, 2008Date of Patent: March 6, 2012Assignee: Sony Europe LimitedInventor: Jean-Luc Peron