Patents by Inventor Jean-Michel Reynes
Jean-Michel Reynes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9660044Abstract: A power field effect transistor, a power field effect transistor device and a method of manufacturing a power field effect transistor are provided. During the manufacturing of the power field effect transistor, a body drive stage to manufacture the body region of the power field effect transistor is shortened to obtain a relatively low on resistance for the power field effect transistor. Before the implanting stage of the dopants of the body region, a pre body drive stage is introduced. During the pre body drive stage and the body drive stage sidewalls of a polysilicon layer of the power field effect transistor are oxidized to obtain a power field effect transistor which has at the sidewalls an oxidized polysilicon layer that is thick enough to prevent a premature current injection from the gate to the source regions of the power field effect transistor.Type: GrantFiled: September 5, 2013Date of Patent: May 23, 2017Assignee: NXP USA, Inc.Inventors: Jean Michel Reynes, Graeme John Anderson, Pierre Jalbaud, Dale Neil Vaughan
-
Publication number: 20160225869Abstract: A power field effect transistor, a power field effect transistor device and a method of manufacturing a power field effect transistor are provided. During the manufacturing of the power field effect transistor, a body drive stage to manufacture the body region of the power field effect transistor is shortened to obtain a relatively low on resistance for the power field effect transistor. Before the implanting stage of the dopants of the body region, a pre body drive stage is introduced. During the pre body drive stage and the body drive stage sidewalls of a polysilicon layer of the power field effect transistor are oxidized to obtain a power field effect transistor which has at the sidewalls an oxidized polysilicon layer that is thick enough to prevent a premature current injection from the gate to the source regions of the power field effect transistor.Type: ApplicationFiled: September 5, 2013Publication date: August 4, 2016Inventors: Jean Michel REYNES, Graeme ANDERSON, Pierre JALBAUD, Dale Neil VAUGHAN
-
Patent number: 8779794Abstract: A transistor power switch device comprising an array of vertical transistor elements for carrying current between first and second faces of a semiconductor body. The device also comprises a semiconductor monitor element comprising first and second semiconductor monitor regions in the semiconductor body and a monitor conductive layer distinct from the current carrying conductive layer of the transistor array. The semiconductor monitor element presents semiconductor properties representative of the transistor array. Characteristics of the semiconductor monitor element are measured as representative of characteristics of the transistor array. Source metal ageing of a transistor power switch device is monitored by measuring and recording a parameter which is a function of a sheet resistance of the monitor conductive layer when the transistor power switch device is new and comparing it with its value after operation of the device.Type: GrantFiled: August 18, 2009Date of Patent: July 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Beatrice Bernoux, Rene Escoffier, Jean Michel Reynes
-
Patent number: 8779465Abstract: A semiconductor device arrangement comprises a semiconductor device and an injector device. The semiconductor device comprises a first current electrode region of a first conductivity type, a second current electrode region of the first conductivity type, a drift region between the first and the second current electrode regions, and at least one floating region of a second conductivity type formed in the drift region. The injector device is arranged to receive an activation signal when the semiconductor device is turned on and to inject charge carriers of the second conductivity type into the drift region and the at least one floating region in response to receiving the activation signal.Type: GrantFiled: September 22, 2006Date of Patent: July 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Philippe Lance, Evgueniy Stefanov, Yann Weber
-
Patent number: 8604560Abstract: A transistor power switch device comprising a semiconductor body presenting opposite first and second faces, an array of vertical field-effect transistor elements for carrying current between the first and second faces is provided. The array of transistor elements comprises at the first face an array of source regions of a first semiconductor type, at least one body region of a second semiconductor type opposite to the first type interposed between the source regions and the second face, at least one control electrode for switchably controlling flow of the current through the second transistor region, and a conductive layer contacting the source regions and insulated from the control electrode by at least one insulating layer.Type: GrantFiled: November 27, 2008Date of Patent: December 10, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Jean Michel Reynes, Beatrice Bernoux, Rene Escoffier, Pierre Jalbaud, Ivana Deram
-
Patent number: 8592894Abstract: A method of forming a power semiconductor device comprises forming a first semiconductor layer of a first conductivity type extending across the power semiconductor device; forming an epitaxial layer of the first conductivity type over the first semiconductor layer, the epitaxial layer having a doping concentration that increases from a first surface of the epitaxial layer towards the first semiconductor layer; forming a body region of a second conductivity type in the epitaxial layer extending from the first surface of the epitaxial layer into the epitaxial layer, wherein a junction between the body region and the epitaxial layer is at or substantially adjacent to a region of the epitaxial layer having a maximum doping concentration; and forming a gate region such that the gate region is adjacent at least a portion of the body region. In operation of the semiconductor device, the portion of the body region adjacent the gate region functions as a channel region of the semiconductor device.Type: GrantFiled: June 30, 2008Date of Patent: November 26, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Jean Michel Reynes, Evgueniy Stafanov, Yann Weber
-
Patent number: 8530953Abstract: A transistor power switch device comprising an array of vertical transistor elements for carrying current between the first and second faces of a semiconductor body and a vertical avalanche diode electrically in parallel with the array of vertical transistors. The array of transistor elements includes at the first face an array of source regions of a first semiconductor type, at least one p region of a second semiconductor type opposite to the first type interposed between the source regions and the second face, at least one control electrode for switchably controlling flow of the current through the p region, and a conductive layer contacting the source regions and insulated from the control electrode.Type: GrantFiled: November 27, 2008Date of Patent: September 10, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Jean Michel Reynes, Beatrice Bernoux, Rene Escoffier, Pierre Jalbaud, Ivana Deram
-
Patent number: 8217448Abstract: A method of forming a semiconductor device comprises providing a semiconductor substrate, providing a semiconductor layer of a first conductivity type over the semiconductor substrate, forming a first region of the first conductivity type in the semiconductor layer, and forming a control region over the semiconductor layer and over part of the first region. A mask layer is formed over the semiconductor layer and outlines a first portion of a surface of the semiconductor layer over part of the first region. Semiconductor material of a second conductivity type is provided to the outlined first portion to provide a second region in the semiconductor layer.Type: GrantFiled: January 4, 2007Date of Patent: July 10, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Evgueniy Stefanov, Alain Deram, Jean-Michel Reynes
-
Patent number: 8188539Abstract: A semiconductor device comprises a semiconductor layer, a body region of a first conductivity type formed in the semiconductor layer and extending from a first surface of the semiconductor layer, a first region of a second conductivity type formed in the body region, and a second region of the first conductivity type formed in the body region. The first region extends from the first surface of the semiconductor layer and provides a current electrode region of the semiconductor device. The second region surrounds the first region. The doping concentration of the first conductivity type in the second region is greater than a doping concentration of the first conductivity type in the body region.Type: GrantFiled: August 10, 2005Date of Patent: May 29, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Isabelle Majoral, Jean-Pierre Pujo, Evgueniy Stefanov
-
Publication number: 20110227146Abstract: A transistor power switch device comprising a semiconductor body presenting opposite first and second faces, an array of vertical field-effect transistor elements for carrying current between the first and second faces, is provided. The array of transistor elements comprises at the first face an array of source regions of a first semiconductor type, at least one body region of a second semiconductor type opposite to the first type interposed between the source regions and the second face, at least one control electrode for switchably controlling flow of the current through the second transistor region, and a conductive layer contacting the source regions and insulated from the control electrode by at least one insulating layer.Type: ApplicationFiled: November 27, 2008Publication date: September 22, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Jean Michel Reynes, Beatrice Bernoux, Rene Escoffier, Pierre Jalbaud, Ivana Deram
-
Publication number: 20110227148Abstract: A transistor power switch device comprising an array of vertical transistor elements for carrying current between the first and second faces of a semiconductor body and a vertical avalanche diode electrically in parallel with the array of vertical transistors. The array of transistor elements includes at the first face an array of source regions of a first semiconductor type, at least one p region of a second semiconductor type opposite to the first type interposed between the source regions and the second face, at least one control electrode for switchably controlling flow of the current through the p region, and a conductive layer contacting the source regions and insulated from the control electrode.Type: ApplicationFiled: November 27, 2008Publication date: September 22, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jean Michel Reynes, Beatrice Bernouk, Rene Escoffier, Pierre Jalbaud
-
Patent number: 8018018Abstract: The present invention relates to an integrated device, comprising a semiconductor device formed on a semiconductor substrate, a temperature sensing element formed within a semi-conductive layer formed on the semiconductor substrate, an electrically insulating layer formed over the semi-conductive layer, a metal layer formed over the insulation layer and forming an electrical contact of the semiconductor device, and a thermal contact extending from the metal layer through the electrically insulating layer to a first region of the semi-conductive layer, wherein the first region of the semi-conductive layer is electrically isolated from the temperature sensing element. The present invention also relates to a method of forming a temperature sensing element for integration with a semiconductor device.Type: GrantFiled: July 10, 2006Date of Patent: September 13, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Eric Marty, Alain Deram, Jean-Baptiste Sauveplane
-
Patent number: 8004049Abstract: A device includes an array of cells, the source regions of the individual cells comprising a plurality of source region branches each extending towards a source region branch of an adjacent cell, the base regions of the individual cells comprising a corresponding plurality of base region branches merging together to form a single base region surrounding the source regions. The junctions between the merged base region and the drain region define rounded current conduction path areas for the on-state of the device between adjacent cells. Floating voltage regions of opposite conductivity type to the drain region are buried in the substrate beneath the merged base region. The features of the floating voltage regions define rings of the opposite conductivity type to the drain region that surround the current conduction paths of respective cells. The floating voltage regions include respective islands situated within the current conduction paths.Type: GrantFiled: August 31, 2004Date of Patent: August 23, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Stephane Alves, Ivana Deram, Blandino Lopes, Joel Margheritta, Frederico Morancho
-
Patent number: 7955929Abstract: A method of forming a semiconductor device having an active area and a termination area surrounding the active area comprises providing a semiconductor substrate, providing a semiconductor layer of a first conductivity type over the semiconductor substrate and forming a mask layer over the semiconductor layer. The mask layer outlines at least two portions of a surface of the semiconductor layer: a first outlined portion outlining a floating region in the active area and a second outlined portion outlining a termination region in the termination area. Semiconductor material of a second conductivity type is provided to the first and second outlined portions so as to provide a floating region of the second conductivity type buried in the semiconductor layer in the active area and a first termination region of the second conductivity type buried in the semiconductor layer in the termination area of the semiconductor device.Type: GrantFiled: January 10, 2007Date of Patent: June 7, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Evgueniy Stefanov, Ivana Deram, Jean-Michel Reynes
-
Publication number: 20110089483Abstract: A method of forming a power semiconductor device comprises forming a first semiconductor layer of a first conductivity type extending across the power semiconductor device; forming an epitaxial layer of the first conductivity type over the first semiconductor layer, the epitaxial layer having a doping concentration that increases from a first surface of the epitaxial layer towards the first semiconductor layer; forming a body region of a second conductivity type in the epitaxial layer extending from the first surface of the epitaxial layer into the epitaxial layer, wherein a junction between the body region and the epitaxial layer is at or substantially adjacent to a region of the epitaxial layer having a maximum doping concentration; and forming a gate region such that the gate region is adjacent at least a portion of the body region. In operation of the semiconductor device, the portion of the body region adjacent the gate region functions as a channel region of the semiconductor device.Type: ApplicationFiled: June 30, 2008Publication date: April 21, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Jean Michel Reynes, Evgueniy Stafanov, Yann Weber
-
Patent number: 7800135Abstract: A semiconductor power switch having an array of basic cells in which peripheral regions in the active drain region extend beside the perimeter of the base-drain junction, the peripheral regions being of higher dopant density than the rest of the second drain layer. Intermediate regions in the centre of the active drain region are provided of lighter dopant density than the rest of the second drain layer. This provides an improved compromise between the on-state resistance and the breakdown voltage by enlarging the current conduction path at in its active drain region. On the outer side of each edge cell of the array, the gate electrode extends over and beyond at least part of the perimeters of the base-source junction and the base-drain junction towards the adjacent edge of the die. Moreover, on the outer side of each edge cell, the second drain layer includes a region of reduced dopant density that extends beyond the gate electrode right to the adjacent edge of the die.Type: GrantFiled: July 25, 2005Date of Patent: September 21, 2010Inventors: Jean-Michel Reynes, Stephane Alves, Alain Deram, Blandino Lopes, Joel Margheritta
-
Publication number: 20100155828Abstract: A semiconductor device comprises a semiconductor layer, a body region of a first conductivity type formed in the semiconductor layer and extending from a first surface of the semiconductor layer, a first region of a second conductivity type formed in the body region, and a second region of the first conductivity type formed in the body region. The first region extends from the first surface of the semiconductor layer and provides a current electrode region of the semiconductor device. The second region surrounds the first region. The doping concentration of the first conductivity type in the second region is greater than a doping concentration of the first conductivity type in the body region.Type: ApplicationFiled: August 10, 2005Publication date: June 24, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Isabelle Majoral, Jean-Pierre Pujo, Evgueniy Stefanov
-
Publication number: 20100109078Abstract: A method of forming a semiconductor device comprises providing a semiconductor substrate, providing a semiconductor layer of a first conductivity type over the semiconductor substrate, forming a first region of the first conductivity type in the semiconductor layer, and forming a control region over the semiconductor layer and over part of the first region. A mask layer is formed over the semiconductor layer and outlines a first portion of a surface of the semiconductor layer over part of the first region. Semiconductor material of a second conductivity type is provided to the outlined first portion to provide a second region in the semiconductor layer.Type: ApplicationFiled: January 4, 2007Publication date: May 6, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Evgueniy Stefanov, Alain Deram, Jean-Michel Reynes
-
Publication number: 20100001344Abstract: A method of forming a semiconductor device having an active area and a termination area surrounding the active area comprises providing a semiconductor substrate, providing a semiconductor layer of a first conductivity type over the semiconductor substrate and forming a mask layer over the semiconductor layer. The mask layer outlines at least two portions of a surface of the semiconductor layer: a first outlined portion outlining a floating region in the active area and a second outlined portion outlining a termination region in the termination area. Semiconductor material of a second conductivity type is provided to the first and second outlined portions so as to provide a floating region of the second conductivity type buried in the semiconductor layer in the active area and a first termination region of the second conductivity type buried in the semiconductor layer in the termination area of the semiconductor device.Type: ApplicationFiled: January 10, 2007Publication date: January 7, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Evgueniy Stefanov, Ivana Deram, Jean-Michel Reynes
-
Publication number: 20090267112Abstract: A semiconductor device arrangement comprises a semiconductor device and an injector device. The semiconductor device comprises a first current electrode region of a first conductivity type, a second current electrode region of the first conductivity type, a drift region between the first and the second current electrode regions, and at least one floating region of a second conductivity type formed in the drift region. The injector device is arranged to receive an activation signal when the semiconductor device is turned on and to inject charge carriers of the second conductivity type into the drift region and the at least one floating region in response to receiving the activation signal.Type: ApplicationFiled: September 22, 2006Publication date: October 29, 2009Applicant: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Philippe Lance, Stefanov Evgieniy, Yann Weber