Patents by Inventor Jea Won Choi
Jea Won Choi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11733921Abstract: The present technology relates to a memory device. A memory device according to the present technology may include a plurality of planes, individual operation controllers configured to respectively control read operations on the plurality of planes, a common operation controller configured to control a program operation or an erase operation on any one of the plurality of planes, a command decoder configured to provide a read command among the plurality of commands to an individual operation controller that controls a plane that is indicated by an address that corresponds to the read command among the individual operation controllers, and configured to provide a program command or an erase command among the plurality of commands to the common operation controller, and a peripheral circuit configured to generate operation voltages that are used for the read operations, the program operation, and the erase operation.Type: GrantFiled: April 29, 2021Date of Patent: August 22, 2023Assignee: SK hynix Inc.Inventors: Won Jae Choi, Jea Won Choi
-
Publication number: 20220130464Abstract: A memory system includes a first memory die including multiple planes each including a plurality of memory cells and a controller configured to perform data communication with the first memory die through a first channel, and transfer at least two commands from among commands for an erase operation, a read operation, a program operation, and a check operation to the first memory die. After transferring an erase command to a plane among the multiple planes, the controller transfers a read command, a program command, or a check command to another plane among the multiple planes while the first memory die performs an erase operation corresponding to the erase command in the plane.Type: ApplicationFiled: October 21, 2021Publication date: April 28, 2022Applicant: SK hynix Inc.Inventors: Won Jae CHOI, Jea Won CHOI
-
Publication number: 20220129197Abstract: The present technology relates to a memory device. A memory device according to the present technology may include a plurality of planes, individual operation controllers configured to respectively control read operations on the plurality of planes, a common operation controller configured to control a program operation or an erase operation on any one of the plurality of planes, a command decoder configured to provide a read command among the plurality of commands to an individual operation controller that controls a plane that is indicated by an address that corresponds to the read command among the individual operation controllers, and configured to provide a program command or an erase command among the plurality of commands to the common operation controller, and a peripheral circuit configured to generate operation voltages that are used for the read operations, the program operation, and the erase operation.Type: ApplicationFiled: April 29, 2021Publication date: April 28, 2022Applicant: SK hynix Inc.Inventors: Won Jae CHOI, Jea Won CHOI
-
Patent number: 10998057Abstract: A memory device includes a memory cell array, a read operator, a shift level determiner, and a read operation controller. The read operator applies a read voltage to a selected word line coupled to selected memory cells and reads the selected memory cells in response to an evaluation signal. The shift level determiner calculates a shift value indicating a difference between a number of memory cells read as on-cells and a reference number, and determines a shift level of a threshold voltage distribution for the selected memory cells. The soft read table storage stores soft read set parameters. The read operation controller determines a plurality of soft read voltages based on the shift level and the soft read set parameters and controls the read operator in response to the evaluation signal.Type: GrantFiled: April 13, 2020Date of Patent: May 4, 2021Assignee: SK hynix Inc.Inventors: Won Jae Choi, Jea Won Choi
-
Publication number: 20210065819Abstract: A memory device includes a memory cell array, a read operator, a shift level determiner, and a read operation controller. The read operator applies a read voltage to a selected word line coupled to selected memory cells and reads the selected memory cells in response to an evaluation signal. The shift level determiner calculates a shift value indicating a difference between a number of memory cells read as on-cells and a reference number, and determines a shift level of a threshold voltage distribution for the selected memory cells. The soft read table storage stores soft read set parameters. The read operation controller determines a plurality of soft read voltages based on the shift level and the soft read set parameters and controls the read operator in response to the evaluation signal.Type: ApplicationFiled: April 13, 2020Publication date: March 4, 2021Applicant: SK hynix Inc.Inventors: Won Jae CHOI, Jea Won CHOI
-
Patent number: 8897069Abstract: A semiconductor memory device of the present invention includes a memory cell array configured to include a sensing circuit configured to perform program verifying of the page buffer group selected by the select signal, and configured to output a pass/fail signal corresponding to the page buffer group, a verifying result signal generation section configured to output one or more of a first verifying signal and a second verifying signal in accordance with pass or fail of the program for total page buffer groups by using the pass/fail signal, and a control circuit configured to output the select signals to verify the program after the program is performed, and control operation of the program in response to an output signal of the verifying result signal generation section.Type: GrantFiled: August 31, 2012Date of Patent: November 25, 2014Assignee: SK Hynix Inc.Inventor: Jea Won Choi
-
Patent number: 8897075Abstract: A semiconductor memory device and a method of programming the same are provided which can improve the program accuracy by classifying cells depending on a program status of memory cells during a program operation to control a bit line program voltage. The method comprises classifying memory cells to be programmed based on program characteristics of the memory cells and sequentially providing word line program voltages having increasing voltage levels and bit line program voltages having decreasing voltage levels to the classified memory cells in a program operation, wherein differently classified two memory cells receive different bit line program voltages, respectively.Type: GrantFiled: April 23, 2012Date of Patent: November 25, 2014Assignee: SK Hynix Inc.Inventor: Jea Won Choi
-
Publication number: 20130286746Abstract: A semiconductor memory device of the present invention includes a memory cell array configured to include a sensing circuit configured to perform program verifying of the page buffer group selected by the select signal, and configured to output a pass/fail signal corresponding to the page buffer group, a verifying result signal generation section configured to output one or more of a first verifying signal and a second verifying signal in accordance with pass or fail of the program for total page buffer groups by using the pass/fail signal, and a control circuit configured to output the select signals to verify the program after the program is performed, and control operation of the program in response to an output signal of the verifying result signal generation section.Type: ApplicationFiled: August 31, 2012Publication date: October 31, 2013Applicant: SK HYNIX INC.Inventor: Jea Won Choi
-
Patent number: 8520435Abstract: A method of operating a nonvolatile memory device includes performing a first program loop, including a first program operation and a first program verification operation, for memory cells of a first page, counting a number of times that the first program loop is performed and storing the counted number when a memory cell having a threshold voltage higher than a first verification voltage, among the memory cells of the first page, is detected, and performing a second program loop, including a second program operation and a second program verification operation, for memory cells of a second page in response to the stored number for the first program loop.Type: GrantFiled: July 14, 2011Date of Patent: August 27, 2013Assignee: Hynix Semiconductor Inc.Inventor: Jea Won Choi
-
Patent number: 8422325Abstract: A precharge control circuit includes a precharge voltage supply unit for generating a precharge voltage according to a voltage level of a precharge control signal, a voltage generator for generating an operating voltage for controlling the voltage level of the precharge control signal in response to a first enable signal and a voltage control signal, and a signal generator for fixing the precharge control signal to a specific voltage level in response to a second enable signal and for linearly changing the voltage level of the precharge control signal according to a slope, determined by a level of the operating voltage, when the second enable signal is disabled.Type: GrantFiled: June 7, 2011Date of Patent: April 16, 2013Assignee: SK Hynix Inc.Inventor: Jea Won Choi
-
Patent number: 8406061Abstract: A semiconductor memory apparatus includes a voltage transfer unit configured to transfer a first word line control voltage among a plurality of word line control voltages to an assigned word line in a first operational period, and to transfer a second word line control voltage among the plurality of word line control voltages to the assigned word line in a second operational period; and a word line discharge unit configured to discharge the word line to a voltage level that is higher than a ground voltage and lower than the first and second word line control voltages in a discharge period between the first operational period and the second operational period.Type: GrantFiled: July 21, 2010Date of Patent: March 26, 2013Assignee: SK Hynix Inc.Inventor: Jea Won Choi
-
Publication number: 20120287720Abstract: A semiconductor memory device and a method of programming the same are provided which can improve the program accuracy by classifying cells depending on a program status of memory cells during a program operation to control a bit line program voltage. The method comprises classifying memory cells to be programmed based on program characteristics of the memory cells and sequentially providing word line program voltages having increasing voltage levels and bit line program voltages having decreasing voltage levels to the classified memory cells in a program operation, wherein differently classified two memory cells receive different bit line program voltages, respectively.Type: ApplicationFiled: April 23, 2012Publication date: November 15, 2012Applicant: SK Hynix Inc.Inventor: Jea Won CHOI
-
Publication number: 20120099375Abstract: A method of operating a nonvolatile memory device includes performing a first program loop, including a first program operation and a first program verification operation, for memory cells of a first page, counting a number of times that the first program loop is performed and storing the counted number when a memory cell having a threshold voltage higher than a first verification voltage, among the memory cells of the first page, is detected, and performing a second program loop, including a second program operation and a second program verification operation, for memory cells of a second page in response to the stored number for the first program loop.Type: ApplicationFiled: July 14, 2011Publication date: April 26, 2012Inventor: Jea Won CHOI
-
Publication number: 20110299350Abstract: A precharge control circuit includes a precharge voltage supply unit for generating a precharge voltage according to a voltage level of a precharge control signal, a voltage generator for generating an operating voltage for controlling the voltage level of the precharge control signal in response to a first enable signal and a voltage control signal, and a signal generator for fixing the precharge control signal to a specific voltage level in response to a second enable signal and for linearly changing the voltage level of the precharge control signal according to a slope, determined by a level of the operating voltage, when the second enable signal is disabled.Type: ApplicationFiled: June 7, 2011Publication date: December 8, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jea Won CHOI
-
Publication number: 20110267894Abstract: A semiconductor memory apparatus includes a voltage transfer unit configured to transfer a first word line control voltage among a plurality of word line control voltages to an assigned word line in a first operational period, and to transfer a second word line control voltage among the plurality of word line control voltages to the assigned word line in a second operational period; and a word line discharge unit configured to discharge the word line to a voltage level that is higher than a ground voltage and lower than the first and second word line control voltages in a discharge period between the first operational period and the second operational period.Type: ApplicationFiled: July 21, 2010Publication date: November 3, 2011Applicant: Hynix Semiconductor Inc.Inventor: Jea Won CHOI