Patents by Inventor Jefferson E. Singleton
Jefferson E. Singleton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10152999Abstract: A data processing system is disclosed including a data detector, a data decoder and an alignment detector. The data detector is operable to apply a data detection algorithm to generate detected values for a data sector. The data decoder is operable to apply a data decode algorithm to a decoder input derived from the detected values to yield decoded values. The alignment detector is operable to calculate an offset between multiple versions of the data sector by correlating the multiple versions.Type: GrantFiled: July 26, 2013Date of Patent: December 11, 2018Assignee: Avago Technologies International Sales Pte. LimitedInventors: Shaohua Yang, George Mathew, Jefferson E. Singleton, Jongseung Park, Richard Rauschmayer
-
Patent number: 9385756Abstract: A data processing system includes a data input configured to receive input blocks of data, a memory configured to store the input blocks of data, a data processor configured to process the input blocks of data and to yield corresponding processed output blocks of data and a scheduler configured to cause the data processor to output the output blocks of data after a processing criterion has been met in the data processor. The memory is configured to retain the input blocks of data for reprocessing after the corresponding processed output blocks of data have been output from the data processor. The scheduler includes a control input configured to receive reprocessing requests for the retained input blocks of data. The scheduler is configured to initiate a reprocessing operation in the data processor for the retained blocks of data when the reprocessing requests are received on the control input.Type: GrantFiled: June 7, 2012Date of Patent: July 5, 2016Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Johnson Yen, Shaohua Yang, Jefferson E. Singleton, Bruce Wilson, Madhusudan Kalluri
-
Patent number: 9246519Abstract: A method for producing a LDPC encoded test pattern for media in a LDPC based drive system includes adding error detection code data to a predominantly zero bit test pattern and adding additional zero bits to produce a test pattern of a desirable length. The test pattern may then be scrambled to produce a desirable flaw detection test pattern. The flaw detection test pattern may then be encoding with an LDPC code, or other error correction code with minimal disturbance to the run length constraints of the data pattern, and written to a storage medium.Type: GrantFiled: November 8, 2012Date of Patent: January 26, 2016Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Jefferson E. Singleton, Shaohua Yang, Bruce A. Wilson, Keenan T. O'Brien
-
Patent number: 9001446Abstract: A system and method for power management in a hard disk drive (HDD) assembly incorporating two or more read sensors includes directing a read/write head to follow a track; depowering one or more read sensors and readpath circuits associated with the read sensors; reading an analog readback signal through the first read sensor; processing the signal through an analog front-end to generate an input signal; sampling the input signal through an analog to digital converter at a first frequency to generate a first sampling signal; sampling the input signal through a second analog to digital converter at a second frequency to generate a second sampling signal; and generating a digital output signal from either or both sampling signals at a third sampling frequency through a digital signal processor. The method may additionally comprise adjusting a sampling frequency when power level reaches a threshold.Type: GrantFiled: February 28, 2014Date of Patent: April 7, 2015Assignee: LSI CorporationInventors: Bruce A. Wilson, Richard Rauschmayer, Peter J. Windler, Jefferson E. Singleton, Shaohua Yang, Jeffrey P. Grundvig
-
Publication number: 20150012800Abstract: A data processing system is disclosed including a data detector, a data decoder and an alignment detector. The data detector is operable to apply a data detection algorithm to generate detected values for a data sector. The data decoder is operable to apply a data decode algorithm to a decoder input derived from the detected values to yield decoded values. The alignment detector is operable to calculate an offset between multiple versions of the data sector by correlating the multiple versions.Type: ApplicationFiled: July 26, 2013Publication date: January 8, 2015Applicant: LSI CorporationInventors: Shaohua Yang, George Mathew, Jefferson E. Singleton, Jongseung Park, Richard Rauschmayer
-
Patent number: 8917468Abstract: An apparatus for detecting media flaws includes an envelope based media defect detector operable to identify a media defect based on an envelope of an input signal, a periodic pattern detector operable to determine whether the input signal comprises a data pattern, and a media flaw signal generation circuit operable to indicate a media defect when the envelope based media defect detector identifies the media defect and the periodic pattern detector determines that the input signal does not comprise the data pattern.Type: GrantFiled: July 13, 2013Date of Patent: December 23, 2014Assignee: LSI CorporationInventors: Jefferson E. Singleton, Scott Dziak
-
Publication number: 20140362462Abstract: An apparatus for detecting media flaws includes an envelope based media defect detector operable to identify a media defect based on an envelope of an input signal, a periodic pattern detector operable to determine whether the input signal comprises a data pattern, and a media flaw signal generation circuit operable to indicate a media defect when the envelope based media defect detector identifies the media defect and the periodic pattern detector determines that the input signal does not comprise the data pattern.Type: ApplicationFiled: July 13, 2013Publication date: December 11, 2014Inventors: Jefferson E. Singleton, Scott Dziak
-
Patent number: 8873177Abstract: Hardware-based methods and apparatus are provided for inter-track interference mitigation in magnetic recording systems. Inter-track interference (ITI) is mitigated in a magnetic recording system by obtaining ITI cancellation data; and providing the ITI cancellation data to an ITI mitigation circuit using a write data path in the magnetic recording system. The write data path can optionally operate substantially simultaneously with the read data path performing the read operation. The ITI cancellation data comprises, for example, user data and/or media data.Type: GrantFiled: September 30, 2011Date of Patent: October 28, 2014Assignee: LSI CorporationInventors: Kurt J. Worrell, Erich F. Haratsch, Changyou Xu, Jefferson E. Singleton, Kripa Venkatachalam, David G. Springberg
-
Patent number: 8826105Abstract: Various embodiments of the present inventions provide systems and methods for data processing with out of order transfer. For example, a data processing system is disclosed that includes a data processor operable to process input blocks of data and to yield corresponding processed output blocks of data, wherein the processed output blocks of data are output from the data processor in an order in which their processing is completed, and a scheduler operable to receive processing priority requests for the input blocks of data and to assign processing resources in the data processor according to the priority requests.Type: GrantFiled: April 12, 2012Date of Patent: September 2, 2014Assignee: LSI CorporationInventors: Johnson Yen, Shaohua Yang, Bruce Wilson, Jefferson E. Singleton
-
Disk-based storage device with head position control responsive to detected inter-track interference
Patent number: 8773806Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry comprises an inter-track interference detector configured to process a signal read from at least a given track of the storage disk via the read/write head in order to detect interference in that signal from at least one other track of the storage disk. The control circuitry further comprises an inter-track interference based head position controller configured to adjust the positioning of the read/write head responsive to the detected interference.Type: GrantFiled: February 8, 2012Date of Patent: July 8, 2014Assignee: LSI CorporationInventors: David M. Springberg, Jefferson E. Singleton, Jeffrey P. Grundvig -
Publication number: 20140129890Abstract: A method for producing a LDPC encoded test pattern for media in a LDPC based drive system includes adding error detection code data to a predominantly zero bit test pattern and adding additional zero bits to produce a test pattern of a desirable length. The test pattern may then be scrambled to produce a desirable flaw detection test pattern. The flaw detection test pattern may then be encoding with an LDPC code, or other error correction code with minimal disturbance to the run length constraints of the data pattern, and written to a storage medium.Type: ApplicationFiled: November 8, 2012Publication date: May 8, 2014Applicant: LSI CORPORATIONInventors: Jefferson E. Singleton, Shaohua Yang, Bruce A. Wilson, Keenan T. O'Brien
-
Patent number: 8711509Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry comprises a disk controller and read channel circuitry, with the read channel circuitry comprising a read channel memory. The control circuitry is further configured to selectively permit the disk controller to access the read channel memory. For example, the disk controller may be permitted to access the read channel memory only when the read channel circuitry is not performing a read operation.Type: GrantFiled: October 31, 2011Date of Patent: April 29, 2014Assignee: LSI CorporationInventors: David M. Springberg, Jefferson E. Singleton
-
Publication number: 20130332794Abstract: Various embodiments of the present inventions are related to apparatuses and methods for data processing systems with retained sector reprocessing. For example, a data processing system is disclosed that includes a data processor operable to process blocks of data and to yield corresponding processed output blocks of data, and to retain the blocks of data for reprocessing when requested, and a scheduler operable to receive reprocessing requests for the retained blocks of data and to initiate a reprocessing operation in the data processor for the retained blocks of data.Type: ApplicationFiled: June 7, 2012Publication date: December 12, 2013Inventors: Johnson Yen, Shaohua Yang, Jefferson E. Singleton, Bruce Wilson, Madhusudan Kalluri
-
Publication number: 20130275986Abstract: Various embodiments of the present inventions provide systems and methods for data processing with out of order transfer. For example, a data processing system is disclosed that includes a data processor operable to process input blocks of data and to yield corresponding processed output blocks of data, wherein the processed output blocks of data are output from the data processor in an order in which their processing is completed, and a scheduler operable to receive processing priority requests for the input blocks of data and to assign processing resources in the data processor according to the priority requests.Type: ApplicationFiled: April 12, 2012Publication date: October 17, 2013Inventors: Johnson Yen, Shaohua Yang, Bruce Wilson, Jefferson E. Singleton
-
DISK-BASED STORAGE DEVICE WITH HEAD POSITION CONTROL RESPONSIVE TO DETECTED INTER-TRACK INTERFERENCE
Publication number: 20130201579Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry comprises an inter-track interference detector configured to process a signal read from at least a given track of the storage disk via the read/write head in order to detect interference in that signal from at least one other track of the storage disk. The control circuitry further comprises an inter-track interference based head position controller configured to adjust the positioning of the read/write head responsive to the detected interference.Type: ApplicationFiled: February 8, 2012Publication date: August 8, 2013Applicant: LSI CorporationInventors: David M. Springberg, Jefferson E. Singleton, Jeffrey P. Grundvig -
Publication number: 20130107391Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry comprises a disk controller and read channel circuitry, with the read channel circuitry comprising a read channel memory. The control circuitry is further configured to selectively permit the disk controller to access the read channel memory. For example, the disk controller may be permitted to access the read channel memory only when the read channel circuitry is not performing a read operation.Type: ApplicationFiled: October 31, 2011Publication date: May 2, 2013Applicant: LSI CorporationInventors: David M. Springberg, Jefferson E. Singleton
-
Publication number: 20130083417Abstract: Hardware-based methods and apparatus are provided for inter-track interference mitigation in magnetic recording systems. Inter-track interference (ITI) is mitigated in a magnetic recording system by obtaining ITI cancellation data; and providing the ITI cancellation data to an ITI mitigation circuit using a write data path in the magnetic recording system. The write data path can optionally operate substantially simultaneously with the read data path performing the read operation. The ITI cancellation data comprises, for example, user data and/or media data.Type: ApplicationFiled: September 30, 2011Publication date: April 4, 2013Inventors: Kurt J. Worrell, Erich F. Haratsch, Changyou Xu, Jefferson E. Singleton, Kripa Venkatachalam, David G. Springberg
-
Patent number: 8154818Abstract: Various embodiments of the present invention provide systems and methods for adaptive channel bit density estimation. For example, various embodiments of the present invention provide methods for adaptively estimating channel bit density. Such methods include providing a storage medium (178) that includes information corresponding to a process data set, and accessing the process data set from the storage medium (505). A first channel bit density estimate (535) is computed based at least in part on a first portion of the process data set (520-530), and a second channel bit density estimate (535) is calculated based at least in part on the first portion of the process data set, a second portion of the process data set (520-530) and the first channel bit density estimate (535).Type: GrantFiled: October 20, 2008Date of Patent: April 10, 2012Assignee: LSI CorporationInventors: George Mathew, Yuan Xing Lee, Hongwei Song, Jefferson E. Singleton
-
Patent number: 8014099Abstract: Various embodiments of the present invention provide systems and methods for using channel bit density estimates to adjust fly-height. For example, various embodiments of the present invention provide methods for adaptively adjusting fly-height. Such methods include providing a storage medium that includes information corresponding to a process data set, and a read/write head assembly that is disposed a variable distance from the storage medium. The process data set is accessed from the storage medium. A first channel bit density estimate is adaptively calculated based at least in part on the process data set and a second channel bit density estimate that was previously calculated. The variable distance is modified based at least in part on the first channel bit density estimate. A third channel bit density is adaptively calculated based at least in part on the process data set and a fourth channel bit density estimate that was previously calculated.Type: GrantFiled: October 20, 2008Date of Patent: September 6, 2011Assignee: LSI CorporationInventors: George Mathew, Yuan Xing Lee, Hongwei Song, Jefferson E. Singleton
-
Publication number: 20100182718Abstract: Various embodiments of the present invention provide systems and methods for adaptive channel bit density estimation. For example, various embodiments of the present invention provide methods for adaptively estimating channel bit density. Such methods include providing a storage medium (178) that includes information corresponding to a process data set, and accessing the process data set from the storage medium (505). A first channel bit density estimate (535) is computed based at least in part on a first portion of the process data set (520-530), and a second channel bit density estimate (535) is calculated based at least in part on the first portion of the process data set, a second portion of the process data set (520-530) and the first channel bit density estimate (535).Type: ApplicationFiled: October 20, 2008Publication date: July 22, 2010Inventors: George Mathew, Yuan Xing Lee, Hongwei Song, Jefferson E. Singleton