Abstract: An active termination circuit for terminating a transmission line in bused or networked device, which might include a plurality of devices. The active termination circuit is configured to clamp a voltage level on the transmission line to one of a first reference voltage level and a second reference voltage level. The active termination circuit includes a first clamping transistor coupled to a transmission line terminal and a first terminal. The transmission line terminal is configured to be coupled to the transmission line in the electronic device. The first terminal is configured to be coupled to the first reference voltage level in the electronic device. There is included a second clamping transistor coupled to the transmission line terminal and a second terminal. The second terminal is configured to be coupled to the second reference voltage level in the electronic device. There is also included a first threshold reference device coupled to the first clamping transistor.

Abstract: The present invention relates, in one embodiment, to an integrated circuit including a first circuit structure, a first conductive bonding pad coupled to the first circuit structure, a second circuit structure, and a second conductive bonding pad coupled to the second circuit structure. The first conductive bonding pad is arranged to be separated from the second bonding pad by a gap having a gap dimension. The gap dimension is configured to be bridged by a wire bond, thereby permitting the wire bond to electrically couple the first conductive bonding pad with the second conductive bonding pad when the wire bond is coupled to the first bonding pad and the second bonding pad at the gap.

Abstract: A method for detecting defects in a semiconductor device using IDDQ testing techniques that is not dependent upon the background leakage current for defect determination. One embodiment of the present invention measures a first quiescent current at a first voltage, measures a second quiescent current at a second voltage; determines a defect current component from the two measurements and evaluates the defective current against a screening value.

Abstract: A method for detecting defects in a CMOS integrated circuit. In one embodiment, an integrated circuit is exercised to a first cycle. IDDQ testing is then performed on the integrated circuit. Next, the integrated circuit is irradiated with for example ultraviolet radiation, which in one embodiment sets floating gates to an intermediate operating value. Next, IDDQ testing is performed again and any differences in IDDQ between the two IDDQ test measurements may be attributed to floating gate defects in the integrated circuit.

Abstract: An active termination circuit for terminating a transmission line in memory bus, which might include a plurality of devices. The active termination circuit is configured to clamp a voltage level on the transmission line to one of a first reference voltage level and a second reference voltage level. The active termination circuit includes a first clamping transistor coupled to a transmission line terminal and a first terminal. The transmission line terminal is configured to be coupled to the transmission line in the electronic device. The first terminal is configured to be coupled to the first reference voltage level in the electronic device. There is included a second clamping transistor coupled to the transmission line terminal and a second terminal. The second terminal is configured to be coupled to the second reference voltage level in the electronic device. There is also included a first threshold reference device coupled to the first clamping transistor.

Abstract: An active termination circuit for terminating a transmission line in an electronic device. The active termination circuit is configured to clamp a voltage level on the transmission line to one of a first reference voltage level and a second reference voltage level. The active termination circuit includes a first clamping transistor coupled to a transmission line terminal and a first terminal. The transmission line terminal is configured to be coupled to the transmission line in the electronic device. The first terminal is configured to be coupled to the first reference voltage level in the electronic device. There is included a second clamping transistor coupled to the transmission line terminal and a second terminal. The second terminal is configured to be coupled to the second reference voltage level in the electronic device. There is also included a first threshold reference device coupled to the first clamping transistor.

Abstract: A method for detecting defects in a CMOS integrated circuit. In one embodiment, all pins on an integrated circuit chip are initially grounded. Next, the chip is exposed to ultraviolet light which will discharge the voltage on a floating gate in the integrated circuit to zero volts. Next, the chip is powered up to a normal operating condition voltage levels. That is, normal operating voltages are applied to V.sub.CC while V.sub.SS pins remain grounded. As a result, the floating gates in the integrated circuit will stabilize at an intermediate logic value determined by the voltage divider relationship determined by the parasitic capacitances between the floating gates, V.sub.CC and V.sub.SS. Next, IDDQ testing is performed on the chip. Since the floating gates have been set to an intermediate logical value, any floating gate defects will be detected with IDDQ testing since a substantially high quiescent current will result with the floating gate node voltages set to an intermediate value.

Abstract: A method for detecting defect in a semiconductor device using IDDQ testing techniques that are not dependent upon the background leakage current for defect resolution. One embodiment of the present invention uses device sampling, i.e. creates a small sample of a device that is representative of the whole device, such that the ratio of the quiescent current of the device to the quiescent current of the sample exhibits a linear relationship to the ratio of the component count of the device to the component count of the sample.

Abstract: A Defect Insertion Testability Mode for IDDQ Testing to detect defects in a semiconductor device and for accuracy correction during testing. In one embodiment of the present invention a screen condition and a known defect current are selected for the device under test (DUT). The DUT is screened without a known defect current being inserted and then is screened again with a known defect current inserted. The results of screening the DUT with and without the known defect current are then compared and the screen condition is adjusted based upon this comparison in order to increase the accuracy of the IDDQ test.

Abstract: Cascode coupled magnetic field effect transistors used to measure magnetic field. The disclosed cascode coupled MagFET circuit includes cascode coupled transistors used to equalize the voltage at the drains of the MagFET resulting in a differential Hall current. The cascode devices are biased at a state of very weak inversion to maximize input impedance. The differential currents are amplified with an active current mirror load coupled to the cascode configured devices. A comparator is used to sense the differential currents. The reference voltages used to bias the MagFET and the cascode coupled devices are generated with a bias network including a MagFET precisely matched with the MagFET used to measure the magnetic field such that the magnetic field measuring circuit is exceptionally immune to variations in process, temperature and supply voltage.

Abstract: A circuit including daisy chain coupled triple drain magneto field effect transistors (MagFETs) for measuring magnetic field. The disclosed method and apparatus describe multiple MagFETs coupled together to accumulate voltage differentials generated in response to magnetic field. A lateral drain of a first triple drain MagFET is used to bias the gate of a second triple drain MagFET. The center drains and sources of each MagFET are biased with well matched current sources which permit the center drains and sources of each MagFET to float to a corresponding voltage biasing each triple drain MagFET near threshold. With the gate of each MagFET biased by a lateral drain of a prior MagFET, and with the source of each MagFET permitted to float to approximately a threshold voltage less than the corresponding gate voltage, the generated voltage differentials by each MagFET are accumulated thereby resulting in increased sensitivity to magnetic field.

Abstract: A triple drain magnetic field effect transistor (MagFET) for measuring magnetic field. The disclosed MagFET has a gate, a source, a center drain and two lateral drains and generates an increased Hall voltage between the two lateral drains. The MagFET provides a high conductivity channel disposed between the center drain and the source to allow a high sense current to flow. The relationship between the sense current and the background carrier concentration of the lateral drains of the transistor are effectively reduced or decoupled in order to provide the increased Hall voltage between the lateral drains in response to a magnetic field.

Abstract: A method for detecting defects in a semiconductor device using an IDDQ testing technique that is not dependent upon the background leakage current for defect resolution. One embodiment of the present invention utilizes the dependence of the background leakage current on temperature and/or voltage to zero out the background leakage in determining the defect current of a device.

Abstract: A differential voltage memory apparatus is provided which includes one or more preliminary stages of differential amplifiers which operate prior to triggering of a final stage of differential amplifiers. The preliminary stages of differential amplifiers include cross-coupled inverters that are closely coupled to bit lines connected to memory cells of the memory apparatus. The final stage of sense amplifiers include cross-coupled inverters which are, in use, substantially decoupled from the bit lines of the memory cells. The preliminary sense amplifiers are activated shortly after activation of corresponding memory cells and provide an initial stage of amplification of a voltage differential generated by the memory cells. The final stage sense amplifiers are triggered after a suitable time delay guaranteeing that a sufficient minimum voltage differential has been generated.

Abstract: A massively parallel computer system is disclosed having a global router network in which pipeline registers are spatially distributed to increase the messaging speed of the global router network. The global router network includes an expansion tap for processor to I/O messaging so that I/O messaging bandwidth matches interprocessor messaging bandwidth. A route-opening message packet includes protocol bits which are treated homogeneously with steering bits. The route-opening packet further includes redundant address bits for imparting a multiple-crossbars personality to router chips within the global router network. A structure and method for spatially supporting the processors of the massively parallel system and the global router network are also disclosed.