Patents by Inventor Jeffrey J. Zarnowski
Jeffrey J. Zarnowski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8169517Abstract: A solid state imager converts analog pixel values to digital form on an arrayed per-column basis. An N-bit counter supplies an N-bit DAC to produce an analog ramp output with a level that varies corresponding to the contents of the counter. A latch/counter or equivalent is associated with each respective column. A clock supplies clock signal(s) to the counter elements. When the analog ramp equals the pixel value for that column, the latch/counter latches the value. The black level can be pre-set in the latch/counter or can be subtracted separately to reduce fixed pattern noise. The pixels can be oversampled for some number of times, e.g., n=16, to reduce the thermal noise of the sensors. Also, two or more pixels sharing a common sense node may be binned together, and two (or more) pixels having different integration times may be combined to obtain an output signal with enhanced dynamic range.Type: GrantFiled: October 16, 2007Date of Patent: May 1, 2012Assignee: Panavision Imaging LLCInventors: Thomas Poonnen, Jeffrey J. Zarnowski, Li Liu, Michael Joyner, Ketan V. Karia
-
Patent number: 7903159Abstract: A solid state imager converts analog pixel values to digital form on an arrayed per-column basis. A counter is coupled to an N-bit DAC to produce an analog ramp that varies corresponding to the contents of the counter. A ripple counter is associated with each respective column. A clock or a source of counts at a predetermined sequence supplies clock signals or counts to the counter elements. Column comparators gate the counter elements when the analog ramp equals the pixel value. The counter contents feed a video output bus to produce the digital video signal. Additional black-level readout counters elements can create and store a black level digital value that is subtracted from the pixel value to reduce fixed pattern noise. The counters may employ two's complement arithmetic. An additional array of buffer counter/latches can be employed. Ripple counters can be configured as counters to capture the digital video level, and then as shift registers to clock out the video levels to an output bus.Type: GrantFiled: April 10, 2009Date of Patent: March 8, 2011Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Thomas Poonnen, Michael E. Joyner
-
Patent number: 7616877Abstract: An efficient image capture system is disclosed that integrates functions to control a lens including one or more of focus or object distance, zoom, temperature compensation, and stabilization within an image signal processor (ISP) with appropriate algorithms. In particular, the integrated ISP circuitry may control the motion of the focus and zoom optics of an optical assembly, control stabilization, control the flash, provide enhanced functions and features for controlling the zoom and focus lenses to enable enhanced image capture sequences and/or tracking lens data, provide a set of algorithms within the ISP to alter the aspect ratio (both height and width of an image) of the image, for example to compensate for the addition of an anamorphic lens, and integrate an anamorphic lens into the module to alter an image's projected aspect ratio onto the focal plane array.Type: GrantFiled: August 22, 2005Date of Patent: November 10, 2009Assignee: Panavision Imaging, LLCInventors: Terry Lee Zarnowski, Jeffrey J. Zarnowski, Iain A. Neil
-
Publication number: 20090231479Abstract: A solid state imager converts analog pixel values to digital form on an arrayed per-column basis. A counter is coupled to an N-bit DAC to produce an analog ramp that varies corresponding to the contents of the counter. A ripple counter is associated with each respective column. A clock or a source of counts at a predetermined sequence supplies clock signals or counts to the counter elements. Column comparators gate the counter elements when the analog ramp equals the pixel value. The counter contents feed a video output bus to produce the digital video signal. Additional black-level readout counters elements can create and store a black level digital value that is subtracted from the pixel value to reduce fixed pattern noise. The counters may employ two's complement arithmetic. An additional array of buffer counter/latches can be employed. Ripple counters can be configured as counters to capture the digital video level, and then as shift registers to clock out the video levels to an output bus.Type: ApplicationFiled: April 10, 2009Publication date: September 17, 2009Inventors: Jeffrey J. Zarnowski, Ketan V. Karia, Thomas Poonnen, Michael E. Joyner
-
Patent number: 7554067Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangement minimizes color cross talk. An array of microlenses is situated with each microlens covering a plurality of the pixels. The different pixels under each microlens can be aligned along a diagonal. The different pixels under the same microlens can have different integration times, to increase the dynamic range of the imager(s).Type: GrantFiled: October 30, 2006Date of Patent: June 30, 2009Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Michael Joyner, Thomas Poonnen, Li Liu
-
Patent number: 7518646Abstract: A solid state imager converts analog pixel values to digital form on an arrayed per-column basis. An N-bit counter supplies an N-bit DAC to produce an analog ramp output with a level that varies corresponding to the contents of the counter. A ripple counter or equivalent is associated with each respective column. A clock supplies clock signals to the counter elements. A comparator in each column gates the counter element when the analog ramp equals the pixel value for that column. The contents of the counters are transferred sequentially to a video output bus to produce the digital video signal. Additional black-level readout counter elements can create and store a digital value that corresponds to a dark or black video level. A subtraction element subtracts the black level value from the pixel value to reduce fixed pattern noise. An additional array of buffer counter/latches can be employed.Type: GrantFiled: September 20, 2005Date of Patent: April 14, 2009Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Thomas Poonnen
-
Patent number: 7129461Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangement minimizes color cross talk.Type: GrantFiled: May 16, 2006Date of Patent: October 31, 2006Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Michael Joyner, Thomas Poonnen
-
Patent number: 7122778Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangment minimizes color cross talk.Type: GrantFiled: February 17, 2006Date of Patent: October 17, 2006Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Michael Joyner, Thomas Poonnen
-
Patent number: 7057150Abstract: A solid state imager with pixels arranged in columns and rows has the pixels are configured into groups of at least a first pixel and a second pixel, each said group sharing a pixel output transistor having a sense electrode and an output electrode and a reset transistor having a gate coupled to receive a reset signal and an output coupled to the sense electrode of the associated shared pixel output transistor. Each of the pixels has a photosensitive element whose output electrode is coupled to the sense electrode of the shared pixel output transistor and a gate electrode coupled to receive respective first and second pixel gating signals. This configuration reduces the number of FETs to two transistors for each pair of pixels, and also can achieve true correlated double sampling correction of FPN.Type: GrantFiled: September 29, 2003Date of Patent: June 6, 2006Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Samuel D. Ambalavanar, Michael E. Joyner, Ketan V. Karia
-
Patent number: 7045758Abstract: A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangment minimizes color cross talk.Type: GrantFiled: April 21, 2005Date of Patent: May 16, 2006Assignee: Panavision Imaging LLCInventors: Jeffrey J. Zarnowski, Ketan V. Karia, Michael Joyner, Thomas Poonnen
-
Patent number: 6965407Abstract: A solid state imager includes an arrangement for converting analog pixel values to digital form on an arrayed per-column basis. An N-bit counter supplies an N-bit DAC to produce an analog ramp output providing a ramp signal with a level that varies corresponding to the contents of the counter. Latches or equivalent digital storage elements are each associated with a respective column. A counter bus connects the counter to latch inputs of said latches, and comparators associated the columns gate the latches when the analog ramp equals the pixel value for that column. The contents of the latch elements are transferred sequentially to a video output bus to produce the digital video signal. There can be additionally black-level readout latch elements, for storing a digital value that corresponds to the dark or black video level, and a subtraction element subtracts the black level value from the pixel value to reduce fixed pattern noise. An additional array of buffer latches can be employed.Type: GrantFiled: March 25, 2002Date of Patent: November 15, 2005Assignee: Silicon Video, Inc.Inventors: Christian Boemler, Jeffrey J. Zarnowski
-
Publication number: 20040069930Abstract: A solid state imager with pixels arranged in columns and rows has the pixels are configured into groups of at least a first pixel and a second pixel, each said group sharing a pixel output transistor having a sense electrode and an output electrode and a reset transistor having a gate coupled to receive a reset signal and an output coupled to the sense electrode of the associated shared pixel output transistor. Each of the pixels has a photosensitive element whose output electrode is coupled to the sense electrode of the shared pixel output transistor and a gate electrode coupled to receive respective first and second pixel gating signals. This configuration reduces the number of FETs to two transistors for each pair of pixels, and also can achieve true correlated double sampling correction of FPN.Type: ApplicationFiled: September 29, 2003Publication date: April 15, 2004Applicant: Silicon Video, Inc.Inventors: Jeffrey J. Zarnowski, Samuel D. Ambalayanar, Michael E. Joyner, Ketan V. Karia
-
Publication number: 20020167611Abstract: A solid state imager includes an arrangement for converting analog pixel values to digital form on an arrayed per-column basis. An N-bit counter supplies an N-bit DAC to produce an analog ramp output providing a ramp signal with a level that varies corresponding to the contents of the counter. Latches or equivalent digital storage elements are each associated with a respective column. A counter bus connects the counter to latch inputs of said latches, and comparators associated the columns gate the latches when the analog ramp equals the pixel value for that column. The contents of the latch elements are transferred sequentially to a video output bus to produce the digital video signal. There can be additionally black-level readout latch elements, for storing a digital value that corresponds to the dark or black video level, and a subtraction element subtracts the black level value from the pixel value to reduce fixed pattern noise. An additional array of buffer latches can be employed.Type: ApplicationFiled: March 25, 2002Publication date: November 14, 2002Applicant: Photon Vision Systems, Inc.Inventors: Christian Boemler, Jeffrey J. Zarnowski
-
Publication number: 20020134911Abstract: A method of increasing the flexibility of the read out and reset functions of a CMOS image sensor is disclosed. This architecture allows new and unique modes of operation. These include the ability to read out and reset the pixels within a row simultaneously, for maximum exposure time, and the ability to reset a selected pixel or a selected group of pixels independently, without resetting any other pixels within the array, allowing the exposure time to be different than the frame time.Type: ApplicationFiled: March 28, 2000Publication date: September 26, 2002Inventors: Jeffrey J. Zarnowski, Thomas Vogelsong, Matthew A. Pace
-
Patent number: 6194770Abstract: An improved low voltage, small surface area, high signal-to-noise ratio photo gate includes a layer of photoreceptive semiconductor material having an impurity concentration selected to enhance the formation of hole electron pairs in response to photons impinging on a surface of the substrate, an electrode extending from the surface of the substrate into the substrate a substantial distance; an insulating layer disposed between the electrode and the substrate for electrically insulating the electrode from the substrate; so that upon the application of an electrical potential to the electrode, a potential well is formed in the substrate surrounding the electrode for accumulating charge generated when photons impinge on the surface of the substrate surrounding the electrode.Type: GrantFiled: March 16, 1998Date of Patent: February 27, 2001Assignee: Photon Vision Systems LLCInventors: Jeffrey J. Zarnowski, Matthew A. Pace
-
Patent number: 6084229Abstract: A CMOS imager includes a photosensitive device such as a photosensitive device such as a photodiode or photogate having a sense node coupled to an FET located adjacent to the photosensitive region. Another FET, forming a differential input pair of an operational amplifier is located outside of the array of pixels. The operational amplifier is configured for unity gain and a row or column of input FETs is connected in parallel. A correlated double sampler is connected to the output of the operational amplifier for providing a fixed pattern noise free signal.Type: GrantFiled: March 16, 1998Date of Patent: July 4, 2000Assignee: Photon Vision Systems, LLCInventors: Matthew A. Pace, Jeffrey J. Zarnowski
-
Patent number: 5717199Abstract: Random access charge transfer devices are provided in which it is possible to simultaneously read electric charge that is stored within each detection element (pixel) that is in one of any desired combination of columns and that is also in one of any desired combination of rows. It is also possible to simultaneously read electric charge stored within each detection element or pixel in at least one selected column or row. In addition, it is possible to simultaneously cause injection of some or all of the electric charge stored in each detection element in one of any desired combination of columns and also in one of any desired combination of rows, or to simultaneously cause injection of some or all of the electric charge stored in each detection element in at least one selected column or row.Type: GrantFiled: January 26, 1996Date of Patent: February 10, 1998Assignee: CID Technologies, Inc.Inventors: Joseph Carbone, M. Bonner Denton, Stephen W. Czebiniak, Jeffrey J. Zarnowski, Steven N. VanGorden, Michael J. Pilon
-
Patent number: PP34790Abstract: A new and interspecific hybrid Corylus named “Photon” characterized by cold hardiness, erect growth habit, the production of nuts with globular kernels that fall free of the husk at maturity and a high level of tolerance (quantitative resistance to eastern filbert blight caused by the fungus Anisogramma anomala).Type: GrantFiled: January 31, 2022Date of Patent: December 6, 2022Assignee: Z's Nutty Ridge, LLCInventors: Jeffrey J. Zarnowski, Dawn M. Zarnowski