Patents by Inventor Jeffrey McVay

Jeffrey McVay has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 12197349
    Abstract: Apparatuses and methods for providing and interpreting command packets for direct control of memory channels are disclosed herein. An example apparatus includes flash memories configured into channels and a controller coupled to the flash memories. The controller receives packets and interpret the packets based at least on a first protocol, and determines whether any packets are linked based on a link identifier included in a block of each packet. The controller arranges the subset of packets based on an index included in the block of each packet of the subset of packets, and the subset of packets are arranged in order based on the respective indexes. A target flash memory and a target channel are determined by the controller based on flash memory and channel identifiers included in the block of each of the packet of the subset of packets.
    Type: Grant
    Filed: October 25, 2021
    Date of Patent: January 14, 2025
    Assignee: Micron Technology, Inc.
    Inventor: Jeffrey McVay
  • Publication number: 20220043761
    Abstract: Apparatuses and methods for providing and interpreting command packets for direct control of memory channels are disclosed herein. An example apparatus includes flash memories configured into channels and a controller coupled to the flash memories. The controller receives packets and interpret the packets based at least on a first protocol, and determines whether any packets are linked based on a link identifier included in a block of each packet. The controller arranges the subset of packets based on an index included in the block of each packet of the subset of packets, and the subset of packets are arranged in order based on the respective indexes. A target flash memory and a target channel are determined by the controller based on flash memory and channel identifiers included in the block of each of the packet of the subset of packets.
    Type: Application
    Filed: October 25, 2021
    Publication date: February 10, 2022
    Applicant: MICRON TECHNOLOGY, INC.
    Inventor: Jeffrey McVay
  • Patent number: 11169939
    Abstract: Apparatuses and methods for providing and interpreting command packets for direct control of memory channels are disclosed herein. An example apparatus includes flash memories configured into channels and a controller coupled to the flash memories. The controller receives packets and interpret the packets based at least on a first protocol, and determines whether any packets are linked based on a link identifier included in a block of each packet. The controller arranges the subset of packets based on an index included in the block of each packet of the subset of packets, and the subset of packets are arranged in order based on the respective indexes. A target flash memory and a target channel are determined by the controller based on flash memory and channel identifiers included in the block of each of the packet of the subset of packets.
    Type: Grant
    Filed: July 10, 2019
    Date of Patent: November 9, 2021
    Assignee: Micron Technology, Inc.
    Inventor: Jeffrey McVay
  • Patent number: 10776200
    Abstract: An embodiment of a semiconductor apparatus may include technology to provide information related to one or more parity capabilities of a controller and a persistent storage media in response to an inquiry from a host device, and adjust one or more parameters related to the one or more parity capabilities of the controller and the persistent storage media in response to a request from the host device. Other embodiments are disclosed and claimed.
    Type: Grant
    Filed: June 27, 2018
    Date of Patent: September 15, 2020
    Assignee: Intel Corporation
    Inventors: Jeffrey McVay, Joseph Edgington, Mark Leinwander
  • Patent number: 10467155
    Abstract: Apparatuses and methods for providing and interpreting command packets for the direct control of non-volatile memory channels within a solid state drive are disclosed herein. An example apparatus may include a plurality of flash memories configured into a plurality of channels and a controller coupled to the plurality of flash memories.
    Type: Grant
    Filed: October 26, 2015
    Date of Patent: November 5, 2019
    Assignee: Micron Technology, Inc.
    Inventor: Jeffrey McVay
  • Publication number: 20190332555
    Abstract: Apparatuses and methods for providing and intetpreting command packets for direct control of memory channels are disclosed herein. An example apparatus includes flash memories configured into channels and a controller coupled to the flash memories. The controller receives packets and interpret the packets based at least on a first protocol, and determines whether any packets are linked based on a link identifier included in a block of each packet. The controller arranges the subset of packets based on an index included in the block of each packet of the subset of packets, and the subset of packets are arranged in order based on the respective indexes. A target flash memory and a target channel are determined by the controller based on flash memory and channel identifiers included in the block of each of the packet of the subset of packets.
    Type: Application
    Filed: July 10, 2019
    Publication date: October 31, 2019
    Applicant: MICRON TECHNOLOGY, INC.
    Inventor: Jeffrey McVay
  • Publication number: 20190042361
    Abstract: An embodiment of a semiconductor apparatus may include technology to provide information related to one or more parity capabilities of a controller and a persistent storage media in response to an inquiry from a host device, and adjust one or more parameters related to the one or more parity capabilities of the controller and the persistent storage media in response to a request from the host device. Other embodiments are disclosed and claimed.
    Type: Application
    Filed: June 27, 2018
    Publication date: February 7, 2019
    Applicant: Intel Corporation
    Inventors: Jeffrey McVay, Joseph Edgington
  • Patent number: 9916899
    Abstract: Some embodiments include apparatuses and methods having memory cells and a control unit. The control unit can retrieve information from a first portion of the memory cells. The information can include bits organized into a first bit group and second bit group. The information can be associated with management information. The control unit can store the first and second bits in the second group in a second portion of the memory cells. The control unit can update the first and second management information after the second bit group is stored.
    Type: Grant
    Filed: August 31, 2015
    Date of Patent: March 13, 2018
    Assignee: Micron Technology, Inc.
    Inventors: Jeffrey McVay, Daniel Dillon, Laine Walker-Avina
  • Publication number: 20170116139
    Abstract: Apparatuses and methods for providing and interpreting command packets for the direct control of non-volatile memory channels within a solid state drive are disclosed herein. An example apparatus may include a plurality of flash memories configured into a plurality of channels and a controller coupled to the plurality of flash memories.
    Type: Application
    Filed: October 26, 2015
    Publication date: April 27, 2017
    Inventor: JEFFREY MCVAY
  • Publication number: 20170062053
    Abstract: Some embodiments include apparatuses and methods having memory cells and a control unit. The control unit can retrieve information from a first portion of the memory cells. The information can include bits organized into a first bit group and second bit group. The information can be associated with management information. The control unit can store the first and second bits in the second group in a second portion of the memory cells. The control unit can update the first and second management information after the second bit group is stored.
    Type: Application
    Filed: August 31, 2015
    Publication date: March 2, 2017
    Inventors: Jeffrey McVay, Daniel Dillon, Laine Walker-Avina
  • Publication number: 20160225459
    Abstract: The present disclosure is related to apparatuses operable in multiple power modes and methods of operating the same. An example embodiment includes an apparatus comprising a memory comprising an array of memory cells operable to store single-level cell (SLC) data and multi-level cell (MLC) data. The apparatus can include a controller coupled to the memory and configured to: responsive to the apparatus being in a first power mode, fold SLC data into MLC data; and prevent SLC data from being folded into MLC data responsive to the apparatus being in a second power mode.
    Type: Application
    Filed: January 30, 2015
    Publication date: August 4, 2016
    Inventors: Adam N. Boysan, Jeffrey Mcvay
  • Patent number: 8924601
    Abstract: In some embodiments, a mass storage system may include a mass storage device having a plurality of memory channels, and a controller coupled to the mass storage device, wherein the controller is configured to control access to the mass storage device. For example, the controller may include code to determine a first vertical redirect budget for a first memory channel of the plurality of memory channels, revector defects in the first memory channel vertically within the first memory channel until the first vertical redirect budget is exceeded, and revector defects in the first memory channel horizontally outside of the first memory channel within another memory channel of the plurality of memory channels after the first vertical redirect budget is exceeded. Other embodiments are disclosed and claimed.
    Type: Grant
    Filed: April 6, 2009
    Date of Patent: December 30, 2014
    Assignee: Intel Corporation
    Inventors: Andrew Wayne Vogan, Jeffrey McVay
  • Publication number: 20100257323
    Abstract: In some embodiments, a mass storage system may include a mass storage device having a plurality of memory channels, and a controller coupled to the mass storage device, wherein the controller is configured to control access to the mass storage device. For example, the controller may include code to determine a first vertical redirect budget for a first memory channel of the plurality of memory channels, revector defects in the first memory channel vertically within the first memory channel until the first vertical redirect budget is exceeded, and revector defects in the first memory channel horizontally outside of the first memory channel within another memory channel of the plurality of memory channels after the first vertical redirect budget is exceeded. Other embodiments are disclosed and claimed.
    Type: Application
    Filed: April 6, 2009
    Publication date: October 7, 2010
    Inventors: Andrew Wayne Vogan, Jeffrey McVay