Patents by Inventor Jeffrey R. Zimmer
Jeffrey R. Zimmer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8131950Abstract: A first-in-first-out (FIFO) queue optimized to reduce latency in dequeuing data items from the FIFO. In one implementation, a FIFO queue additionally includes buffers connected to the output of the FIFO queue and bypass logic. The buffers act as the final stages of the FIFO queue. The bypass logic causes input data items to bypass the FIFO and to go straight to the buffers when the buffers are able to receive data items and the FIFO queue is empty. In a second implementation, arbitration logic is coupled to the queue. The arbitration logic controls a multiplexer to output a predetermined number of data items from a number of final stages of the queue. In this second implementation, the arbitration logic gives higher priority to data items in later stages of the queue.Type: GrantFiled: April 29, 2011Date of Patent: March 6, 2012Assignee: Juniper Networks, Inc.Inventors: Devereaux C. Chen, Jeffrey R. Zimmer
-
Publication number: 20110208926Abstract: A first-in-first-out (FIFO) queue optimized to reduce latency in dequeuing data items from the FIFO. In one implementation, a FIFO queue additionally includes buffers connected to the output of the FIFO queue and bypass logic. The buffers act as the final stages of the FIFO queue. The bypass logic causes input data items to bypass the FIFO and to go straight to the buffers when the buffers are able to receive data items and the FIFO queue is empty. In a second implementation, arbitration logic is coupled to the queue. The arbitration logic controls a multiplexer to output a predetermined number of data items from a number of final stages of the queue. In this second implementation, the arbitration logic gives higher priority to data items in later stages of the queue.Type: ApplicationFiled: April 29, 2011Publication date: August 25, 2011Applicant: JUNIPER NETWORKS, INC.Inventors: Devereaux C. CHEN, Jeffrey R. ZIMMER
-
Patent number: 8004980Abstract: A data flow rate policer enforces data flow policies for a number of data flows using a probabilistic policy enforcement mechanism. The policer includes a memory that stores the state of each data flow in a compact data structure. Additionally, the policer includes one or more policing engines that implement the actual data flow policies based on information derived from the data structures. The policing engines may be implemented in hardware to increase performance.Type: GrantFiled: March 26, 2010Date of Patent: August 23, 2011Assignee: Juniper Networks, Inc.Inventors: Dennis C Ferguson, Devereaux C Chen, John W Stewart, III, James Washburn, Jeffrey R Zimmer
-
Patent number: 8001335Abstract: A first-in-first-out (FIFO) queue optimized to reduce latency in dequeuing data items from the FIFO. In one implementation, a FIFO queue additionally includes buffers connected to the output of the FIFO queue and bypass logic. The buffers act as the final stages of the FIFO queue. The bypass logic causes input data items to bypass the FIFO and to go straight to the buffers when the buffers are able to receive data items and the FIFO queue is empty. In a second implementation, arbitration logic is coupled to the queue. The arbitration logic controls a multiplexer to output a predetermined number of data items from a number of final stages of the queue. In this second implementation, the arbitration logic gives higher priority to data items in later stages of the queue.Type: GrantFiled: September 9, 2010Date of Patent: August 16, 2011Assignee: Juniper Networks, Inc.Inventors: Devereaux C. Chen, Jeffrey R. Zimmer
-
Patent number: 7978609Abstract: A packet scheduler is configured to perform quality of service (QoS) scheduling on a per-data unit basis. A downstream processing engine is operatively connected to the packet scheduler for receiving forwarded packets. A feedback path is operatively connected between the downstream processing engine and the packet scheduler for transmitting a net data unit change value reflecting a change in packet size between an output of the packet scheduler and an output of the downstream processing engine.Type: GrantFiled: May 22, 2009Date of Patent: July 12, 2011Assignee: Juniper Networks, Inc.Inventors: Sreeram Veeragandham, Rami Rahim, Song Zhang, Anurag P. Gupta, Jorge Cruz-Rios, Jayabharat Boddu, Jeffrey R. Zimmer, Jia-Chang Wang, Srihari Shoroff, Chi-Chung K. Chen
-
Publication number: 20110010474Abstract: A first-in-first-out (FIFO) queue optimized to reduce latency in dequeuing data items from the FIFO. In one implementation, a FIFO queue additionally includes buffers connected to the output of the FIFO queue and bypass logic. The buffers act as the final stages of the FIFO queue. The bypass logic causes input data items to bypass the FIFO and to go straight to the buffers when the buffers are able to receive data items and the FIFO queue is empty. In a second implementation, arbitration logic is coupled to the queue. The arbitration logic controls a multiplexer to output a predetermined number of data items from a number of final stages of the queue. In this second implementation, the arbitration logic gives higher priority to data items in later stages of the queue.Type: ApplicationFiled: September 9, 2010Publication date: January 13, 2011Applicant: JUNIPER NETWORKS, INC.Inventors: Devereaux C. CHEN, Jeffrey R. Zimmer
-
Patent number: 7814283Abstract: A first-in-first-out (FIFO) queue optimized to reduce latency in dequeuing data items from the FIFO. In one implementation, a FIFO queue additionally includes buffers connected to the output of the FIFO queue and bypass logic. The buffers act as the final stages of the FIFO queue. The bypass logic causes input data items to bypass the FIFO and to go straight to the buffers when the buffers are able to receive data items and the FIFO queue is empty. In a second implementation, arbitration logic is coupled to the queue. The arbitration logic controls a multiplexer to output a predetermined number of data items from a number of final stages of the queue. In this second implementation, the arbitration logic gives higher priority to data items in later stages of the queue.Type: GrantFiled: February 27, 2006Date of Patent: October 12, 2010Assignee: Juniper Networks, Inc.Inventors: Devereaux C. Chen, Jeffrey R. Zimmer
-
Publication number: 20100177638Abstract: A data flow rate policer enforces data flow policies for a number of data flows using a probabilistic policy enforcement mechanism. The policer includes a memory that stores the state of each data flow in a compact data structure. Additionally, the policer includes one or more policing engines that implement the actual data flow policies based on information derived from the data structures. The policing engines may be implemented in hardware to increase performance.Type: ApplicationFiled: March 26, 2010Publication date: July 15, 2010Applicant: JUNIPER NETWORKS, INC.Inventors: Dennis C. Ferguson, Devereaux C. Chen, John W. Stewart, III, James Washburn, Jeffrey R. Zimmer
-
Patent number: 7715315Abstract: A data flow rate policer enforces data flow policies for a number of data flows using a probabilistic policy enforcement mechanism. The policer includes a memory that stores the state of each data flow in a compact data structure. Additionally, the policer includes one or more policing engines that implement the actual data flow policies based on information derived from the data structures. The policing engines may be implemented in hardware to increase performance.Type: GrantFiled: April 27, 2007Date of Patent: May 11, 2010Assignee: Juniper Networks, Inc.Inventors: Dennis C. Ferguson, Devereaux C. Chen, John W. Stewart, III, James Washburn, Jeffrey R. Zimmer
-
Publication number: 20090245246Abstract: A packet scheduler is configured to perform quality of service (QoS) scheduling on a per-data unit basis. A downstream processing engine is operatively connected to the packet scheduler for receiving forwarded packets. A feedback path is operatively connected between the downstream processing engine and the packet scheduler for transmitting a net data unit change value reflecting a change in packet size between an output of the packet scheduler and an output of the downstream processing engine.Type: ApplicationFiled: May 22, 2009Publication date: October 1, 2009Applicant: JUNIPER NETWORKS, INC.Inventors: Sreeram Veeragandham, Rami Rahim, Song Zhang, Anurag P. Gupta, Jorge Cruz-Rios, Jayabharat Boddu, Jeffrey R. Zimmer, Jia-Chang Wang, Srihari Shoroff, Chi-Chung K. Chen
-
Patent number: 7554919Abstract: A packet scheduler is configured to perform quality of service (QoS) scheduling on a per-data unit basis. A downstream processing engine is operatively connected to the packet scheduler for receiving forwarded packets. A feedback path is operatively connected between the downstream processing engine and the packet scheduler for transmitting a net data unit change value reflecting a change in packet size between an output of the packet scheduler and an output of the downstream processing engine.Type: GrantFiled: June 9, 2004Date of Patent: June 30, 2009Assignee: Juniper Networks, Inc.Inventors: Sreeram Veeragandham, Rami Rahim, Song Zhang, Anurag P. Gupta, Jorge Cruz-Rios, Jayabharat Boddu, Jeffrey R. Zimmer, Jia-Chang Wang, Srihari Shoroff, Chi-Chung K. Chen
-
Patent number: 7227840Abstract: A data flow rate policer enforces data flow policies for a number of data flows using a probabilistic policy enforcement mechanism. The policer includes a memory that stores the state of each data flow in a compact data structure. Additionally, the policer includes one or more policing engines that implement the actual data flow policies based on information derived from the data structures. The policing engines may be implemented in hardware to increase performance.Type: GrantFiled: March 18, 2002Date of Patent: June 5, 2007Assignee: Juniper Networks, Inc.Inventors: Dennis C. Ferguson, Devereaux C. Chen, John W. Stewart, III, James Washburn, Jeffrey R. Zimmer
-
Patent number: 7039770Abstract: A first-in-first-out (FIFO) queue optimized to reduce latency in dequeuing data items from the FIFO. In one implementation, a FIFO queue additionally includes buffers connected to the output of the FIFO queue and bypass logic. The buffers act as the final stages of the FIFO queue. The bypass logic causes input data items to bypass the FIFO and to go straight to the buffers when the buffers are able to receive data items and the FIFO queue is empty. In a second implementation, arbitration logic is coupled to the queue. The arbitration logic controls a multiplexer to output a predetermined number of data items from a number of final stages of the queue. In this second implementation, the arbitration logic gives higher priority to data items in later stages of the queue.Type: GrantFiled: March 5, 2002Date of Patent: May 2, 2006Assignee: Juniper Networks, Inc.Inventors: Devereaux C. Chen, Jeffrey R. Zimmer