Patents by Inventor Je-hyung Yoon

Je-hyung Yoon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20230246551
    Abstract: A multi-phase switching regulator and a switching regulating method using the multi-phase switching regulator employ an interleaving circuit. The multi-phase switching regulator includes: a first regulating circuit configured to receive an input voltage and generate a first sub-output voltage with a first phase by transforming the input voltage in response to a first set signal; a second regulating circuit configured to receive the input voltage and generate a second sub-output voltage with a second phase by transforming the input voltage in response to a second set signal; and the interleaving circuit configured to repeatedly and sequentially generate the first set signal and the second set signal by comparing a reference voltage with an output voltage generated based on the first sub-output voltage and the second sub-output voltage.
    Type: Application
    Filed: April 6, 2023
    Publication date: August 3, 2023
    Inventors: SUN-KYU LEE, NGUYEN HUYHIEU, DONG-JIN KEUM, JE-HYUNG YOON, HEE-SEOK HAN
  • Patent number: 11699954
    Abstract: A multi-phase switching regulator and a switching regulating method using the multi-phase switching regulator employ an interleaving circuit. The multi-phase switching regulator includes: a first regulating circuit configured to receive an input voltage and generate a first sub-output voltage with a first phase by transforming the input voltage in response to a first set signal; a second regulating circuit configured to receive the input voltage and generate a second sub-output voltage with a second phase by transforming the input voltage in response to a second set signal; and the interleaving circuit configured to repeatedly and sequentially generate the first set signal and the second set signal by comparing a reference voltage with an output voltage generated based on the first sub-output voltage and the second sub-output voltage.
    Type: Grant
    Filed: September 6, 2021
    Date of Patent: July 11, 2023
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sun-Kyu Lee, Nguyen Huyhieu, Dong-Jin Keum, Je-Hyung Yoon, Hee-Seok Han
  • Patent number: 11637498
    Abstract: A multi-phase switching regulator and a switching regulating method using the multi-phase switching regulator employ an interleaving circuit. The multi-phase switching regulator includes: a first regulating circuit configured to receive an input voltage and generate a first sub-output voltage with a first phase by transforming the input voltage in response to a first set signal; a second regulating circuit configured to receive the input voltage and generate a second sub-output voltage with a second phase by transforming the input voltage in response to a second set signal; and the interleaving circuit configured to repeatedly and sequentially generate the first set signal and the second set signal by comparing a reference voltage with an output voltage generated based on the first sub-output voltage and the second sub-output voltage.
    Type: Grant
    Filed: September 6, 2021
    Date of Patent: April 25, 2023
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sun-Kyu Lee, Nguyen Huyhieu, Dong-Jin Keum, Je-Hyung Yoon, Hee-Seok Han
  • Publication number: 20210399641
    Abstract: A multi-phase switching regulator and a switching regulating method using the multi-phase switching regulator employ an interleaving circuit. The multi-phase switching regulator includes: a first regulating circuit configured to receive an input voltage and generate a first sub-output voltage with a first phase by transforming the input voltage in response to a first set signal; a second regulating circuit configured to receive the input voltage and generate a second sub-output voltage with a second phase by transforming the input voltage in response to a second set signal; and the interleaving circuit configured to repeatedly and sequentially generate the first set signal and the second set signal by comparing a reference voltage with an output voltage generated based on the first sub-output voltage and the second sub-output voltage.
    Type: Application
    Filed: September 6, 2021
    Publication date: December 23, 2021
    Inventors: SUN-KYU LEE, NGUYEN HUYHIEU, DONG-JIN KEUM, JE-HYUNG YOON, HEE-SEOK HAN
  • Patent number: 11152860
    Abstract: A multi-phase switching regulator and a switching regulating method using the multi-phase switching regulator employ an interleaving circuit. The multi-phase switching regulator includes: a first regulating circuit configured to receive an input voltage and generate a first sub-output voltage with a first phase by transforming the input voltage in response to a first set signal; a second regulating circuit configured to receive the input voltage and generate a second sub-output voltage with a second phase by transforming the input voltage in response to a second set signal; and the interleaving circuit configured to repeatedly and sequentially generate the first set signal and the second set signal by comparing a reference voltage with an output voltage generated based on the first sub-output voltage and the second sub-output voltage.
    Type: Grant
    Filed: August 14, 2019
    Date of Patent: October 19, 2021
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sun-Kyu Lee, Nguyen Huyhieu, Dong-Jin Keum, Je-Hyung Yoon, Hee-Seok Han
  • Publication number: 20200119648
    Abstract: A multi-phase switching regulator and a switching regulating method using the multi-phase switching regulator employ an interleaving circuit. The multi-phase switching regulator includes: a first regulating circuit configured to receive an input voltage and generate a first sub-output voltage with a first phase by transforming the input voltage in response to a first set signal; a second regulating circuit configured to receive the input voltage and generate a second sub-output voltage with a second phase by transforming the input voltage in response to a second set signal; and the interleaving circuit configured to repeatedly and sequentially generate the first set signal and the second set signal by comparing a reference voltage with an output voltage generated based on the first sub-output voltage and the second sub-output voltage.
    Type: Application
    Filed: August 14, 2019
    Publication date: April 16, 2020
    Inventors: SUN-KYU LEE, NGUYEN HUYHIEU, DONG-JIN KEUM, JE-HYUNG YOON, HEE-SEOK HAN
  • Patent number: 10340681
    Abstract: A power management system comprises a power converter comprising a power stage and configured to detect an abnormal static state of the power stage, to generate a protection signal in response to the detection of the abnormal static state of the power stage, and to stabilize a direct current (DC) power supply voltage in response to an enable signal to generate a DC output voltage, and a main control circuit configured to generate the enable signal for the power converter based on the protection signal received from the power converter.
    Type: Grant
    Filed: November 26, 2014
    Date of Patent: July 2, 2019
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sang-Ik Cho, Hyoung-Seok Oh, Je-Hyung Yoon, Yoo-Jun Jeong
  • Patent number: 9531249
    Abstract: A voltage converter includes a driving device unit, a current sensing unit and a switching control circuit. The driving device unit charges an input power supply voltage in an inductor, connected between a switching node and an output node, in response to a first driving control signal, and discharges the inductor in response to a second driving control signal. The current sensing unit generates first and second sensing signals based on a first sensed current, a second sensed current, a voltage at the switching node and a ground voltage. The switching control circuit generates the first and second driving control signals by performing a pulse-frequency modulation (PFM) and a pulse-width modulation (PWM) based on a feedback voltage, a reference voltage and the first and second sensing signals. The switching control circuit adaptively adjusts off-time when the switching control circuit performs the PFM.
    Type: Grant
    Filed: October 20, 2014
    Date of Patent: December 27, 2016
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Je-Hyung Yoon, Ha-Neul Kim, Hyoung-Seok Oh, Kyoung-Jin Lee, Sang-Ik Cho
  • Publication number: 20150214827
    Abstract: A voltage converter includes a driving device unit, a current sensing unit and a switching control circuit. The driving device unit charges an input power supply voltage in an inductor, connected between a switching node and an output node, in response to a first driving control signal, and discharges the inductor in response to a second driving control signal. The current sensing unit generates first and second sensing signals based on a first sensed current, a second sensed current, a voltage at the switching node and a ground voltage. The switching control circuit generates the first and second driving control signals by performing a pulse-frequency modulation (PFM) and a pulse-width modulation (PWM) based on a feedback voltage, a reference voltage and the first and second sensing signals. The switching control circuit adaptively adjusts off-time when the switching control circuit performs the PFM.
    Type: Application
    Filed: October 20, 2014
    Publication date: July 30, 2015
    Inventors: Je-Hyung YOON, Ha-Neul KIM, Hyoung-Seok OH, Kyoung-Jin LEE, Sang-Ik CHO
  • Publication number: 20150205338
    Abstract: A power management system comprises a power converter comprising a power stage and configured to detect an abnormal static state of the power stage, to generate a protection signal in response to the detection of the abnormal static state of the power stage, and to stabilize a direct current (DC) power supply voltage in response to an enable signal to generate a DC output voltage, and a main control circuit configured to generate the enable signal for the power converter based on the protection signal received from the power converter.
    Type: Application
    Filed: November 26, 2014
    Publication date: July 23, 2015
    Inventors: SANG-IK CHO, HYOUNG-SEOK OH, JE-HYUNG YOON, YOO-JUN JEONG
  • Patent number: 9058050
    Abstract: In a clock-based soft-start circuit configured to generate a soft-start reference voltage that restrains an inrush current at an initialization of power supplied to a DC-DC converter, the clock-based soft-start circuit comprises a time setting unit configured to set a soft-start time period in response to a clock signal. A ramp circuit is configured to generate a soft-start reference voltage which is ramped upward or downward between a base level and a reference voltage level during the soft start time period set by the time setting unit. In this manner, the clock-based soft-start circuit is applicable for all DC-DC converters and the soft-start in a linear slope is possible.
    Type: Grant
    Filed: December 13, 2012
    Date of Patent: June 16, 2015
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Kyoung-Jin Lee, Hee-Mun Bang, Hyoung-Seok Oh, Je-Hyung Yoon
  • Publication number: 20130265807
    Abstract: In a clock-based soft-start circuit configured to generate a soft-start reference voltage that restrains an inrush current at an initialization of power supplied to a DC-DC converter, the clock-based soft-start circuit comprises a time setting unit configured to set a soft-start time period in response to a clock signal. A ramp circuit is configured to generate a soft-start reference voltage which is ramped upward or downward between a base level and a reference voltage level during the soft start time period set by the time setting unit. In this manner, the clock-based soft-start circuit is applicable for all DC-DC converters and the soft-start in a linear slope is possible.
    Type: Application
    Filed: December 13, 2012
    Publication date: October 10, 2013
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Kyoung-Jin Lee, Hee- Mun Bang, Hyoung-Seok Oh, Je-Hyung Yoon
  • Patent number: 7804361
    Abstract: A low noise amplifier is provided. The low noise amplifier includes: a low noise amplifying unit amplifying an input signal; a harmonic and noise generating unit disposed in an input terminal of the low noise amplifying unit, for generating a compensating signal for compensating for an intermodulation distortion signal and a thermal noise signal of the input signal to the low noise amplifying unit; and a load unit outputting the amplified input signal generated by the low noise amplifying unit.
    Type: Grant
    Filed: August 21, 2008
    Date of Patent: September 28, 2010
    Assignee: Samsung Electronics, Co., Ltd.
    Inventors: Hyung-sun Lim, Jin-soo Park, Heung-bae Lee, Young-eil Kim, Sang-yoon Jeon, Ick-jin Kwon, Bum-man Kim, Je-hyung Yoon
  • Publication number: 20090212861
    Abstract: A low noise amplifier is provided. The low noise amplifier includes: a low noise amplifying unit amplifying an input signal; a harmonic and noise generating unit disposed in an input terminal of the low noise amplifying unit, for generating a compensating signal for compensating for an intermodulation distortion signal and a thermal noise signal of the input signal to the low noise amplifying unit; and a load unit outputting the amplified input signal generated by the low noise amplifying unit.
    Type: Application
    Filed: August 21, 2008
    Publication date: August 27, 2009
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Hyung-sun LIM, Jin-soo Park, Heung-bae Lee, Young-eil Kim, Sang-yoon Jeon, Ick-jin Kwon, Bum-man Kim, Je-hyung Yoon