Patents by Inventor Jens Möckel

Jens Möckel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7064809
    Abstract: An apparatus for processing semiconductor wafers includes: a wafer support with a first positioning system that can rotate the wafer support coaxially with a wafer; at least one processing apparatus, which can be moved with a second positioning system such that a processing tool proceeding from the processing apparatus can be guided radially over the wafer; and at least one position determining apparatus for determining a wafer position on the basis of features of the wafer. Alignment marks of the wafer are found and points to be processed, such as laser fuses, are moved by rotation of the wafer and movement of at least one processing apparatus in the radial direction above the wafer.
    Type: Grant
    Filed: January 31, 2005
    Date of Patent: June 20, 2006
    Assignee: Infineon Technologies AG
    Inventors: Franz Kemper, Jens Möckel
  • Patent number: 6917214
    Abstract: In a method for testing a plurality of devices, which are arranged on a wafer and connected to a common data line, wherein the devices are connectable to a test unit via the common data line, a connection is separated first between a defective device and the common data line, or an internal connection in the defective device is separated. Subsequently, the remaining devices are tested. Alternatively, instead of the connection between the defective device and the common data line, the connection between a defective device and a common or an individual supply line is separated.
    Type: Grant
    Filed: October 23, 2002
    Date of Patent: July 12, 2005
    Assignee: Infineon Technologies AG
    Inventors: Gerrit Farber, Martin Fritz, Jens Möckel
  • Patent number: 6803612
    Abstract: On a substrate, first and second electrical connecting elements of an integrated circuit are disposed next to one another along a first direction. The first electrical connecting element is at a first distance from the second electrical connecting element. First and interconnects are disposed on the substrate, the first interconnect being connected to the first electrical connecting element and the second interconnect being connected to the second electrical connecting element. Third and fourth electrical connecting elements are disposed on the substrate and the first and second interconnects are disposed between the third and fourth electrical connecting elements and therebetween are at a second distance from one another, the second distance being smaller than the first distance.
    Type: Grant
    Filed: September 15, 2003
    Date of Patent: October 12, 2004
    Assignee: Infineon Technologies AG
    Inventors: Matthias Uwe Lehr, Jens Möckel, Dirk Többen
  • Patent number: 6773934
    Abstract: A method for releasable contact-connection of a plurality of integrated semiconductor modules on a wafer, each of which having a plurality of interconnected supply voltage terminals, includes the steps of providing a contacting card for applying external electrical signals to the semiconductor modules with contact elements for releasable electrical connection to terminal pads of the semiconductor modules, aligning the contacting card with the wafer, producing a releasable contact between terminal pads of the plurality of semiconductor modules and the contact elements of the contacting card, checking the contact quality for each of the semiconductor modules by applying a voltage to at least one of the supply voltage terminals of the semiconductor module through the contacting card, measuring the voltage present at a further one of the supply voltage terminals through the contacting card, and using the measurement result to assess whether or not the semiconductor module has correct contact.
    Type: Grant
    Filed: March 25, 2002
    Date of Patent: August 10, 2004
    Assignee: Infineon Technologies AG
    Inventors: Jens Möckel, Gerrit Färber, Martin Fritz, Frank Weber, Michael Hübner
  • Patent number: 6774456
    Abstract: A configuration of fuses in a semiconductor structure having Cu metallization planes is provided. The semiconductor structure has an Al metal layer on the topmost interconnect plane for providing Al bonding pads. The fuses are configured as Al fuses and, in the semiconductor structure having Cu metallization planes, are provided above the diffusion barrier of the topmost Cu metallization plane but below a passivation layer.
    Type: Grant
    Filed: December 10, 2001
    Date of Patent: August 10, 2004
    Assignee: Infineon Technologies AG
    Inventors: Andreas Rusch, Jens Moeckel
  • Publication number: 20020100957
    Abstract: A configuration of fuses in a semiconductor structure having Cu metallization planes is provided. The semiconductor structure has an Al metal layer on the topmost interconnect plane for providing Al bonding pads. The fuses are configured as Al fuses and, in the semiconductor structure having Cu metallization planes, are provided above the diffusion barrier of the topmost Cu metallization plane but below a passivation layer.
    Type: Application
    Filed: December 10, 2001
    Publication date: August 1, 2002
    Inventors: Andreas Rusch, Jens Moeckel
  • Patent number: 6302729
    Abstract: An integrated circuit includes electrical conductor tracks adjacently disposed parallel to one another and running substantially in a first direction. The tracks have at least three electrical connection points that can be severed by energy. The connection points are offset with respect to one another both in the first direction and in a second direction at right angles thereto. A central connection point is disposed between two outer connection points viewed in both directions. The connection points are a constituent part of a central or of an outer conductor track. The central and outer tracks are disposed parallel to one another and run substantially in the first direction. Each outer conductor track has, at the level of the central connection point, an offset facing away from the latter and, at the level of the outer connection point of the respective other outer conductor track, an offset facing the latter.
    Type: Grant
    Filed: February 5, 2001
    Date of Patent: October 16, 2001
    Assignee: Infineon Technologies AG
    Inventors: Jens Möckel, Robert Feurle