Patents by Inventor JEONG YUN CHA

JEONG YUN CHA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10388398
    Abstract: A memory apparatus includes a memory cell array including a plurality of memory cells, a temperature sensor, a temperature compensated self refresh (TCSR) block, and a command controller. The temperature sensor is configured to generate temperature information by measuring internal temperature of the memory apparatus. The TCSR block is configured to vary and output, in a test mode of the memory apparatus, period information for adjusting a refresh period for the memory cell array according to the temperature information. The command controller is configured to adjust, in response to the period information, the refresh period for the memory cell array by controlling an external command.
    Type: Grant
    Filed: September 6, 2017
    Date of Patent: August 20, 2019
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Jeong-Hwa Jeong, Jeong-Yun Cha
  • Publication number: 20190220352
    Abstract: A memory device comprises a plurality of memory banks, each of the plurality of memory banks includes a bank array having a plurality of memory cells, a row decoder selecting at least one of word lines connecting to the plurality of memory cells, and a column decoder selecting at least one of bit lines connecting to the plurality of memory cells, and each of the plurality of memory cells includes a capacitor and a transistor, a write circuit configured to store input data received at the memory device from a test device in the bank array, a read circuit configured to generate output data based on reading data stored in the bank array, a parity data management circuit configured to generate first parity data having a size smaller than the input data using the input data, generate second parity data having a size smaller than the output data using the output data, and generate third parity data using the first parity data and the second parity data, and an output circuit configured to output at least one instan
    Type: Application
    Filed: July 9, 2018
    Publication date: July 18, 2019
    Applicant: Samsung Electronics Co., Ltd.
    Inventors: Jeong Yun Cha, June Hyun Park
  • Publication number: 20180075927
    Abstract: A memory apparatus includes a memory cell array including a plurality of memory cells, a temperature sensor, a temperature compensated self refresh (TCSR) block, and a command controller. The temperature sensor is configured to generate temperature information by measuring internal temperature of the memory apparatus. The TCSR block is configured to vary and output, in a test mode of the memory apparatus, period information for adjusting a refresh period for the memory cell array according to the temperature information. The command controller is configured to adjust, in response to the period information, the refresh period for the memory cell array by controlling an external command.
    Type: Application
    Filed: September 6, 2017
    Publication date: March 15, 2018
    Inventors: Jeong-Hwa Jeong, Jeong-Yun Cha
  • Patent number: 9653160
    Abstract: A memory device includes memory cell array and an address decoder. The memory cell array includes a normal memory region and a redundant memory region. The normal memory region operates in response to data signal and plurality of normal memory region signals. The redundant memory region operates in response to data signal and plurality of redundant memory region signals. The address decoder includes normal memory region signal generator and redundant memory region signal generator. The normal memory region signal generator activates first normal memory region signals and redundant memory region signal generator activates first redundant memory region signal simultaneously when address decoder operates in test mode. First normal memory region signals correspond to an address signal and are included in plurality of normal memory region signals. A first redundant memory region signal corresponds to an address signal and is included in the plurality of redundant memory region signals.
    Type: Grant
    Filed: August 11, 2015
    Date of Patent: May 16, 2017
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Yun-Kil Kim, Jeong-Yun Cha
  • Publication number: 20160148682
    Abstract: A memory device includes memory cell array and an address decoder. The memory cell array includes a normal memory region and a redundant memory region. The normal memory region operates in response to data signal and plurality of normal memory region signals. The redundant memory region operates in response to data signal and plurality of redundant memory region signals. The address decoder includes normal memory region signal generator and redundant memory region signal generator. The normal memory region signal generator activates first normal memory region signals and redundant memory region signal generator activates first redundant memory region signal simultaneously when address decoder operates in test mode. First normal memory region signals correspond to an address signal and are included in plurality of normal memory region signals. A first redundant memory region signal corresponds to an address signal and is included in the plurality of redundant memory region signals.
    Type: Application
    Filed: August 11, 2015
    Publication date: May 26, 2016
    Inventors: YUN-KIL KIM, Jeong-Yun Cha
  • Patent number: 9245651
    Abstract: A memory device includes a memory array, a plurality of input/output pins, a mask signal generator, an input/output block. The memory array is configured to output read data including a plurality of data bits. The mask signal generator is configured to generate at least one data mask signal. The input/output block is configured to mask bits having a logic level among the plurality of data bits in the read data to output the masked read data to the plurality of input/output pins.
    Type: Grant
    Filed: July 14, 2014
    Date of Patent: January 26, 2016
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Jeong Yun Cha, Yun Kil Kim, Jeong Hwa Jeong
  • Publication number: 20150016200
    Abstract: A memory device includes a memory array, a plurality of input/output pins, a mask signal generator, an input/output block. The memory array is configured to output read data including a plurality of data bits. The mask signal generator is configured to generate at least one data mask signal. The input/output block is configured to mask bits having a logic level among the plurality of data bits in the read data to output the masked read data to the plurality of input/output pins.
    Type: Application
    Filed: July 14, 2014
    Publication date: January 15, 2015
    Inventors: JEONG YUN CHA, Yun Kil Kim, Jeong Hwa Jeong