Patents by Inventor Jerome Chossat
Jerome Chossat has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11889210Abstract: An electronic device includes a first array of image pixels having inputs coupled to first selection tracks and outputs coupled to first output tracks, a second array of test pixels having inputs coupled to second selection tracks and outputs coupled to the first output tracks, and a third array of test pixels having inputs coupled to the first selection tracks and outputs coupled to second output tracks. A processor is coupled to receive output signals on the first and second output tracks. The output signals from the test pixels of the second and third arrays are fixed at one or the other of only two values in the absence of a defect. The output signals received by the processor over the first and second output tracks are processed to determine presence or absence of a defect.Type: GrantFiled: January 13, 2022Date of Patent: January 30, 2024Assignee: STMicroelectronics (Grenoble 2) SASInventors: Jerome Chossat, Mathieu Thivin
-
Publication number: 20220247946Abstract: An electronic device includes a first array of image pixels having inputs coupled to first selection tracks and outputs coupled to first output tracks, a second array of test pixels having inputs coupled to second selection tracks and outputs coupled to the first output tracks, and a third array of test pixels having inputs coupled to the first selection tracks and outputs coupled to second output tracks. A processor is coupled to receive output signals on the first and second output tracks. The output signals from the test pixels of the second and third arrays are fixed at one or the other of only two values in the absence of a defect. The output signals received by the processor over the first and second output tracks are processed to determine presence or absence of a defect.Type: ApplicationFiled: January 13, 2022Publication date: August 4, 2022Applicant: STMicroelectronics (Grenoble 2) SASInventors: Jerome CHOSSAT, Mathieu THIVIN
-
Patent number: 11272118Abstract: An image device has an array of pixels, each pixel having a photosensitive area, a first storage node and a second storage node. A pixel is illuminated for a first period of time, and charge accumulated on the photosensitive area of the pixel during the first period of time is stored on the first storage node of the pixel. The pixel of the array is illuminated for a second period of time, and charge accumulated on the photosensitive area during the second period of time is stored on the second storage node of the pixel. A first signal is generated based on the charge stored on the first storage node, and a second signal is generated based on the charge stored on the second storage node. The first and second signals are combined using at least one subtraction operation having the first and second signals as operands.Type: GrantFiled: October 7, 2019Date of Patent: March 8, 2022Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Jerome Chossat, Benoit Deschamps, Adrien Martin
-
Patent number: 11181940Abstract: An electronic circuit includes a clock signal generator configured to deliver a clock signal. A propagation circuit is configured to propagate the clock signal on a plurality of propagation branches. A number of timers are coupled to at least some of the branches. The timers are clocked by corresponding replicas of the clock signal and configured to generate a pulse signal every N pulses of the corresponding replica of the clock signal. A comparator is configured to generate an alarm signal having a first state when two of the pulse signals are phase-offset with respect to one another.Type: GrantFiled: July 16, 2019Date of Patent: November 23, 2021Assignee: STMicroelectronics (Grenoble 2) SASInventors: Jerome Chossat, Stephane Drouard
-
Publication number: 20200120257Abstract: An image device has an array of pixels, each pixel of the array having a photosensitive area, a first storage node and a second storage node. A pixel of the array is illuminated for a first period of time, and charge accumulated on the photosensitive area of the pixel during the first period of time is stored on the first storage node of the pixel. The pixel of the array is illuminated for a second period of time, and charge accumulated on the photosensitive area during the second period of time is stored on the second storage node of the pixel. A first signal is generated based on the charge stored on the first storage node, and a second signal is generated based on the charge stored on the second storage node. The first and second signals are combined using at least one subtraction operation having the first and second signals as operands.Type: ApplicationFiled: October 7, 2019Publication date: April 16, 2020Inventors: Jerome CHOSSAT, Benoit DESCHAMPS, Adrien MARTIN
-
Publication number: 20200033907Abstract: An electronic circuit includes a clock signal generator configured to deliver a clock signal. A propagation circuit is configured to propagate the clock signal on a plurality of propagation branches. A number of timers are coupled to at least some of the branches. The timers are clocked by corresponding replicas of the clock signal and configured to generate a pulse signal every N pulses of the corresponding replica of the clock signal. A comparator is configured to generate an alarm signal having a first state when two of the pulse signals are phase-offset with respect to one another.Type: ApplicationFiled: July 16, 2019Publication date: January 30, 2020Inventors: Jerome Chossat, Stephane Drouard
-
Patent number: 10455213Abstract: A three dimensional (3D) device is formed from a first level and a second level that are attached together. The first level includes a backside illuminated two dimensional (2D) image sensor including an array of first pixels sensitive to visible light. The second level includes a frontside illuminated depth sensor including an array of second pixels sensitive to near infrared light. The first and second levels are attached in a manner such that radiation, in particular the near infrared light, received at the backside of the first level passes through the first level to reach the depth sensor in the second level.Type: GrantFiled: March 23, 2017Date of Patent: October 22, 2019Assignee: STMicroelectronics (Grenoble 2) SASInventors: Jerome Chossat, Olivier Le-Briz
-
Patent number: 10063796Abstract: An electronic device disclosed herein includes a photodiode, and a plurality of storage components each configured to independently sample and hold charges from the photodiode during each of a plurality of integration periods without discharging the held charge between successive integration periods of the plurality thereof. Each storage component accumulates the charges from the photodiode for a given time window during each integration period, with the given time window for each storage component being different than the given time window for each other storage component. Readout circuitry is configured to transfer the charges from each storage component to a readout node in a respective read period for that storage component. The photodiodes and storage components are not configured to be reset between successive time windows during each integration period.Type: GrantFiled: April 1, 2016Date of Patent: August 28, 2018Assignee: STMicroelectronics (Grenoble 2) SASInventors: Tarek Lule, Benoit Deschamps, Jerome Chossat
-
Patent number: 10009558Abstract: The present disclosure relates to an image sensor including: a plurality of pixels, each including a first photodiode coupled to a first capacitive charge storage node by a first transistor, and a second photodiode coupled to a second capacitive charge storage node by a second transistor; and a control circuit configured so as to, during a phase of acquisition of a value representative of the illumination level of a pixel: acquire a first output value representative of the illumination level received by the first photodiode during a first uninterrupted integration period; and acquire a second output value representative of the illumination level received by the second photodiode during a second integration period divided into a plurality of separate sub-periods.Type: GrantFiled: February 23, 2016Date of Patent: June 26, 2018Assignee: STMicroelectronics (Grenoble 2) SASInventors: Tarek Lule, Jérôme Chossat, Benoît Deschamps
-
Publication number: 20180084238Abstract: A three dimensional (3D) device is formed from a first level and a second level that are attached together. The first level includes a backside illuminated two dimensional (2D) image sensor including an array of first pixels sensitive to visible light. The second level includes a frontside illuminated depth sensor including an array of second pixels sensitive to near infrared light. The first and second levels are attached in a manner such that radiation, in particular the near infrared light, received at the backside of the first level passes through the first level to reach the depth sensor in the second level.Type: ApplicationFiled: March 23, 2017Publication date: March 22, 2018Applicant: STMicroelectronics (Grenoble 2) SASInventors: Jerome Chossat, Olivier Le-Briz
-
Publication number: 20170289473Abstract: An electronic device disclosed herein includes a photodiode, and a plurality of storage components each configured to independently sample and hold charges from the photodiode during each of a plurality of integration periods without discharging the held charge between successive integration periods of the plurality thereof. Each storage component accumulates the charges from the photodiode for a given time window during each integration period, with the given time window for each storage component being different than the given time window for each other storage component. Readout circuitry is configured to transfer the charges from each storage component to a readout node in a respective read period for that storage component. The photodiodes and storage components are not configured to be reset between successive time windows during each integration period.Type: ApplicationFiled: April 1, 2016Publication date: October 5, 2017Applicant: STMicroelectronics (Grenoble 2) SASInventors: Tarek Lule, Benoit Deschamps, Jerome Chossat
-
Publication number: 20170118424Abstract: The present disclosure relates to an image sensor including: a plurality of pixels, each including a first photodiode coupled to a first capacitive charge storage node by a first transistor, and a second photodiode coupled to a second capacitive charge storage node by a second transistor; and a control circuit configured so as to, during a phase of acquisition of a value representative of the illumination level of a pixel: acquire a first output value representative of the illumination level received by the first photodiode during a first uninterrupted integration period; and acquire a second output value representative of the illumination level received by the second photodiode during a second integration period divided into a plurality of separate sub-periods.Type: ApplicationFiled: February 23, 2016Publication date: April 27, 2017Inventors: Tarek Lule, Jérôme Chossat, Benoît Deschamps
-
Patent number: 7573468Abstract: A device for correcting the optical response of a flat screen display system. This device comprises a gamma correction circuit of a type currently used for the correction of the optical response of cathode-ray display systems.Type: GrantFiled: August 4, 2004Date of Patent: August 11, 2009Assignee: STMicroelectronics SAInventors: Pierre-François Pugibet, Jérôme Chossat
-
Publication number: 20050206599Abstract: A device for correcting the optical response of a flat screen display system. This device comprises a gamma correction circuit of a type currently used for the correction of the optical response of cathode-ray display systems.Type: ApplicationFiled: August 4, 2004Publication date: September 22, 2005Inventors: Pierre-Francois Pugibet, Jerome Chossat