Patents by Inventor Jerry D. Moench
Jerry D. Moench has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7366032Abstract: A multi-ported register cell. The register cell includes a base cell and a plurality of history cells, each of which is coupled to the base cell. Each of the plurality history cells is coupled to write to the base cell through a first port, and each of the plurality of history cells is coupled to receive data from the base cell through a second port.Type: GrantFiled: November 21, 2005Date of Patent: April 29, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Jan-Michael Huber, Michael Ciraula, Jerry D. Moench
-
Patent number: 7355881Abstract: A circuit for implementing memory arrays using a global bitline domino read/write scheme. The memory circuit includes a plurality of cells each configured to store a bit of data. The memory circuit further includes a plurality of local bitlines, wherein each cells is coupled to one of the local bitlines. Each of the plurality of local bitlines is a differential bitline having a signal path and a complementary signal path which are cross-coupled by a pair of transistors.Type: GrantFiled: November 22, 2005Date of Patent: April 8, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Floyd L. Dankert, Victor F. Andrade, Randal L. Posey, Michael K. Ciraula, Alexander W. Schaefer, Jerry D. Moench, Soolin Kao Chrudimsky, Michael C. Braganza, Jan Michael Huber, Amy M. Novak
-
Patent number: 7315054Abstract: In one embodiment, a method of controlling the across-chip line-width variation (ACLV) on a semiconductor integrated circuit includes forming an ACLV controlled region including a plurality of semiconductor devices each having a gate structure and arranging the plurality of semiconductor devices to have a substantially uniform spacing between each gate structure. The method also includes forming a decoupling capacitor region adjacent to the ACLV controlled region. The decoupling capacitor region may include a plurality of capacitor structures each having a conductive structure, such as a polysilicon electrode, for example.Type: GrantFiled: July 5, 2005Date of Patent: January 1, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Jerry D. Moench, James C. Pattison
-
Patent number: 7124236Abstract: A microprocessor including a level two cache memory including asynchronously accessible cache blocks. The microprocessor includes an execution unit coupled to a cache memory subsystem which includes a plurality of storage blocks, each configured to store a plurality of data units. Each of the plurality of storage blocks may be accessed asynchronously. In addition, the cache subsystem includes a plurality of tag units which are coupled to the plurality of storage blocks. Each of the tag units may be configured to store a plurality of tags each including an address tag value which corresponds to a given unit of data stored within the plurality of storage blocks. Each of the plurality of tag units may be accessed synchronously.Type: GrantFiled: November 26, 2002Date of Patent: October 17, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Teik-Chung Tan, Mitchell Alsup, Jerry D. Moench
-
Patent number: 6670843Abstract: A fuse cell circuit includes a first fuse and a first fuse sense circuit that senses a programming state of the first fuse and supplies an indication thereof. A sense control circuit includes a plurality of reference fuses and a second fuse sense circuit coupled to the reference fuses. The sense control circuit supplies a sense control signal to the fuse cell circuits to cause the fuse cell circuits to sense the programming state of the first fuse when the sense control signal is asserted. The sense control signal is asserted for a time period determined , at least in part, by a resistance value of the reference fuses. The integrated circuit may also include a resistance varying circuit coupled to vary a resistance value of a current path of the reference fuses according to one or more control signals.Type: GrantFiled: July 31, 2002Date of Patent: December 30, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Jerry D. Moench, Gregory A. Constant
-
Patent number: 5869981Abstract: Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. The programmable switch matrix provides centralized global routing with a fixed path independent delay and decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O macrocells decouple the logic macrocells from the package I/O pins. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell.Type: GrantFiled: June 6, 1995Date of Patent: February 9, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, George H. Landers, Nicholas A. Schmitz, Jerry D. Moench, Kerry A. Ilgenstein
-
Patent number: 5764078Abstract: Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. The programmable switch matrix provides centralized global routing with a fixed path independent delay and decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O macrocells decouple the logic macrocells from the package I/O pins. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell.Type: GrantFiled: June 6, 1995Date of Patent: June 9, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, Jerry D. Moench
-
Patent number: 5612631Abstract: Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. The programmable switch matrix provides centralized global routing with a fixed path independent delay and decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O macrocells decouple the logic macrocells from the package I/O pins. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell.Type: GrantFiled: June 6, 1995Date of Patent: March 18, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, Jerry D. Moench
-
Patent number: 5594365Abstract: The programmable logic device (PLD) of this invention includes two or more programmable logic blocks interconnected by a programmable switch matrix that includes a programmable input switch matrix (input switch matrix) and a programmable centralized switch matrix (centralized switch matrix). Each programmable logic block receives input signals only from the centralized switch matrix. The output signals from a programmable logic block are coupled to a plurality of input/output (I/O) pins by an output switch matrix. The output signals from the programmable logic block are also fed directly to the programmable input switch matrix. In addition, an input macrocell couples the signal on an I/O pin driving the input macrocell, i.e., the associated I/O pin, to the programmable input switch matrix. Each programmable logic block includes a programmable logic array, a programmable logic allocator, and programmable logic macrocells. The PLD includes a block clock generation circuit.Type: GrantFiled: June 6, 1995Date of Patent: January 14, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, Jerry D. Moench
-
Patent number: 5581126Abstract: An SRAM array configuration includes even bitline pairs which each laterally interchange at a crossover placed at the 1/2 point along the length of the bitline pairs, and which SRAM array includes odd bitline pairs which each laterally interchange at each of two associated crossovers at the 1/4 and 3/4 points along the length of the bitline pairs. Consequently, signals or noise resident on neighboring bitline pairs or other neighboring conductive structure couple a common-mode voltage onto a given bitline pair through lateral parasitic capacitance to the neighboring conductive structure. Such a common-mode noise signal does not affect the differential signal on the given bitline pair. This interlaced configuration is useful for one or more pairs of differential signal lines, whether used within an SRAM array or for global interconnect between circuit blocks.Type: GrantFiled: September 14, 1995Date of Patent: December 3, 1996Assignee: Advanced Micro Devices, Inc.Inventor: Jerry D. Moench
-
Patent number: 5485104Abstract: Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. The programmable switch matrix provides centralized global routing with a fixed path independent delay and decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O macrocells decouple the logic macrocells from the package I/O pins. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell.Type: GrantFiled: January 18, 1995Date of Patent: January 16, 1996Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, Jerry D. Moench, Kerry A. Ilgenstein
-
Patent number: 5457409Abstract: The programmable logic device (PLD) of this invention includes two or more programmable logic blocks interconnected by a programmable switch matrix that includes a programmable input switch matrix (input switch matrix) and a programmable centralized switch matrix (centralized switch matrix). Each programmable logic block receives input signals only from the centralized switch matrix. The output signals from a programmable logic block are coupled to a plurality of input/output (I/O) pins by an output switch matrix. The output signals from the programmable logic block are also fed directly to the programmable input switch matrix. In addition, an input macrocell couples the signal on an I/O pin driving the input macrocell, i.e., the associated I/O pin, to the programmable input switch matrix. Each programmable logic block includes a programmable logic array, a programmable logic allocator, and programmable logic macrocells.Type: GrantFiled: August 3, 1992Date of Patent: October 10, 1995Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, Jerry D. Moench, Kerry A. Ilgenstein
-
Patent number: 5436514Abstract: Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. The programmable switch matrix provides centralized global routing with a fixed path independent delay and decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O macrocells decouple the logic macrocells from the package I/O pins. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell.Type: GrantFiled: December 31, 1991Date of Patent: July 25, 1995Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, Jerry D. Moench
-
Patent number: 5307352Abstract: The present invention teaches an improved multiplexer system wherein more than one wide bus line may be connected to a single bus line, but wherein only one such wide bus line will be so connected. This system includes structure for imposing ordered consideration of each of the more than one wide bus lines to determine whether it should be connected to the single bus line, structure for enabling connecting of one of the wide bus lines to the single bus line, and structure for disabling possible connection of each of the more than one wide bus lines ordered subsequent to the connected wide bus line.Type: GrantFiled: March 1, 1993Date of Patent: April 26, 1994Assignee: Advanced Micro Devices, Inc.Inventor: Jerry D. Moench
-
Patent number: 5225719Abstract: Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. The programmable switch matrix provides centralized global routing with a fixed path independent delay and decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O macrocells decouple the logic macrocells from the package I/O pins. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell.Type: GrantFiled: May 13, 1991Date of Patent: July 6, 1993Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, George H. Landers, Nicholas A. Schmitz, Jerry D. Moench, Kerry A. Ilgenstein
-
Patent number: 5015884Abstract: A high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. Further, the switch matrix provides centralized global routing with a fixed path independent delay. The programmable switch interconnection matrix decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O marcrocells decouple the logic macrocells from the package I/O pins. Thus, the architecture of this invention is easily scalable to higher density devices without compromising speed. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell.Type: GrantFiled: March 7, 1990Date of Patent: May 14, 1991Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, George H. Landers, Nicholas A. Schmitz, Jerry D. Moench, Kerry A. Ilgenstein
-
Patent number: 4963768Abstract: A high density segmented programmable array logic device utilizes a switch interconnection matrix to couple an array of programmable logic cells. Each programmable logic cell includes programmable input logic macrocells, programmable feedback logic macrocells, programmable output logic macrocells, buried state logic macrocells and an assembly of programmable AND gates and OR gates. Each input macrocell, output macrocell and buried state macrocell has means for generating either a registered/latched output signal or a combinatorial output signal in response to an input signal to the cell. The various switches are used to couple signals to or from the assembly of programmable AND gates and OR gates.Type: GrantFiled: September 12, 1988Date of Patent: October 16, 1990Assignee: Advanced Micro Devices, Inc.Inventors: Om P. Agrawal, Kerry A. Ilgenstein, Michael J. Wright, Jerry D. Moench, Arthur H. Khu
-
Patent number: 4633429Abstract: A technique for providing a partial memory of one half of the possible storage bits comprised of any two quadrants is implemented by decoupling the one of four decoder used for normal operation and providing a programmable decoder which is capable of being programmed to select one of any two quadrants. If only one quadrant is to form the partial memory, the programmable decoder can be programmed to select only one latch. In another embodiment, a decoder is provided which can also be programmed to select one of any three quadrants.Type: GrantFiled: December 27, 1982Date of Patent: December 30, 1986Assignee: Motorola, Inc.Inventors: Alan J. Lewandowski, Jerry D. Moench
-
Patent number: 4490627Abstract: A Schmitt trigger uses a switched high gain MOS transistor coupled to a control node for speed but a low gain transistor to establish a control voltage on the control node to minimize current flow. In one mode the high gain transistor is switched off to allow the control node to increase in voltage. The low gain transistor limits the voltage on the control node by drawing current therefrom. Such current drawing is delayed in time to avoid reducing the initial rate of increase in voltage on the control node. By limiting the voltage on the control node, the charge stored is reduced thereby reducing effective input capacitance. Additionally, speed is increased when the high gain transistor is turned on because the voltage on the control node does not have to be reduced as far.Type: GrantFiled: November 17, 1982Date of Patent: December 25, 1984Assignee: Motorola, Inc.Inventors: Jerry D. Moench, Frank A. Miller
-
Patent number: 4484308Abstract: A serial data mode circuit, which provides valid data on a falling edge of a data valid signal, uses time between falling edges to prepare for the next falling edge in order to reduce the time between when a falling edge of the data valid signal occurs and when data actually becomes valid. A plurality of interconnected flip-flops selectively enable data latches containing data in response to a rising edge of the data valid signal. The data is then provided to a tri-state driver prior to the falling edge of the data valid signal. The tri-state driver is then enabled in response to the falling edge of the data valid signal.Type: GrantFiled: September 23, 1982Date of Patent: November 20, 1984Assignee: Motorola, Inc.Inventors: Alan J. Lewandowski, Jerry D. Moench