Patents by Inventor Jerry William Yancey
Jerry William Yancey has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8645442Abstract: A finite impulse response filter comprises an input formatter, a plurality of sample registers, a plurality of coefficient registers, an arithmetic unit, a multiply accumulate unit, a crosspoint switch, an interpolator, a control unit, and an output formatter. The input formatter separates the in-phase portion of a complex-number discrete-time sample from the quadrature portion. The sample registers store a plurality of discrete-time samples. The coefficient registers store a plurality of coefficients. The arithmetic unit adds two of the discrete-time samples to create a sum. The multiply accumulate unit includes a multiplier that multiplies the sum by a coefficient to create a product, an adder that adds the product to a sum of products, and a register that stores the sum of products. The crosspoint switch allows communication between the first and second plurality of registers and the arithmetic unit and the multiply accumulate unit.Type: GrantFiled: December 21, 2009Date of Patent: February 4, 2014Assignee: L-3 Communications Integrated Systems, L.P.Inventors: Yea Zong Kuo, Jerry William Yancey
-
Patent number: 8065356Abstract: A programmable element for data processing comprises a crosspoint switch (318), a mathematical operation module (320), and a plurality of data hold modules (604,606). Each of the data hold modules (604,606) receives data from the crosspoint switch (318) and communicates the data to an input of the mathematical operation module (320) such that data arrives at the inputs of the mathematical operation module (320) substantially simultaneously. A first data hold module (604) communicates a first data valid signal to a second data hold module (606) upon receipt of first valid data, and the second data hold module communicates a second data valid signal to the first data hold module upon receipt of second valid data.Type: GrantFiled: December 20, 2006Date of Patent: November 22, 2011Assignee: L3 Communications Integrated Systems, L.P.Inventors: Jerry William Yancey, Yea Zong Kuo
-
Publication number: 20110153706Abstract: A fast Fourier transform (FFT) architecture operable to transform data of variable point size includes a plurality of input ports, a plurality of memory elements, a crosspoint switch, a plurality of processing elements, and a plurality of output ports. The inputs ports read time-domain data from an external source. The memory elements store input data, intermediate calculation results, and output data. The crosspoint switch allows data to flow from any one architecture component to any other architecture component. The processing elements perform the FFT calculation. The output ports write frequency-domain data to an external source.Type: ApplicationFiled: December 21, 2009Publication date: June 23, 2011Applicant: L3 Communications Integrated Systems, L.P.Inventor: Jerry William Yancey
-
Publication number: 20110153705Abstract: A finite impulse response filter comprises an input formatter, a plurality of sample registers, a plurality of coefficient registers, an arithmetic unit, a multiply accumulate unit, a crosspoint switch, an interpolator, a control unit, and an output formatter. The input formatter separates the in-phase portion of a complex-number discrete-time sample from the quadrature portion. The sample registers store a plurality of discrete-time samples. The coefficient registers store a plurality of coefficients. The arithmetic unit adds two of the discrete-time samples to create a sum. The multiply accumulate unit includes a multiplier that multiplies the sum by a coefficient to create a product, an adder that adds the product to a sum of products, and a register that stores the sum of products. The crosspoint switch allows communication between the first and second plurality of registers and the arithmetic unit and the multiply accumulate unit.Type: ApplicationFiled: December 21, 2009Publication date: June 23, 2011Applicant: L3 COMMUNICATIONS INTEGRATED SYSTEMS, L.P.Inventors: Yea Zong Kuo, Jerry William Yancey
-
Patent number: 7865695Abstract: An integrated circuit in communication with a host circuit includes an interconnect bus and a plurality of programmable elements. Each of the programmable elements includes a control interface for receiving a control signal, the control signal causing the memory element to selectively operate in one of a plurality of modes. In a first mode, the memory element communicates stored data to the output port upon receiving the control signal; in a second mode the memory element communicates stored data to the output port upon detecting valid data at the input port; in a third mode the memory element stores a first data value consisting of at least a portion of a single data word received at the input port; and in a fourth mode the memory element stores a second data value consisting of at least a portion of each of two separate input values received at the input port. Each programmable element may write data to and read data from a memory element of any of the other programmable elements.Type: GrantFiled: April 19, 2007Date of Patent: January 4, 2011Assignee: L3 Communications Integrated Systems, L.P.Inventors: Jerry William Yancey, Yea Zong Kuo
-
Patent number: 7849283Abstract: A linear combiner weight memory. Various embodiments of the weight memory provide a weight bank and control logic. The weight bank is operable to couple with a data stream and may include four registers. The first register is operable to store a first in-phase weight value. The second register is operable to store a second in-phase weight value and be written with the second in-phase weight value while the first in-phase weight value is read from the first register. The third register is operable to store a first quadrature weight value. The fourth register is operable to store a second quadrature weight value and be written with the second quadrature weight value while the first quadrature weight value is read from the third register.Type: GrantFiled: April 17, 2007Date of Patent: December 7, 2010Assignee: L-3 Communications Integrated Systems L.P.Inventors: Jerry William Yancey, Yea Zong Kuo
-
Patent number: 7764509Abstract: An apparatus operable to interface an electronic component with a signal input. The apparatus may generally include a low-ohm resistor and a voltage translator coupled with the low-ohm resistor. The low-ohm resistor is operable to couple with the input to receive an input signal therefrom. The voltage translator is operable to couple with the electronic component and translate the input signal from a first voltage to a second voltage for use by the electronic component. The low-ohm resistor and voltage translator may be positioned by a pick and place assembly machine such that embodiments of the present invention do not require a technician to manually couple and solder the apparatus to the input and electronic component.Type: GrantFiled: December 20, 2006Date of Patent: July 27, 2010Assignee: Spirit AeroSystems, Inc.Inventor: Jerry William Yancey
-
Patent number: 7734846Abstract: A system for data processing comprises a host circuit (104) and an integrated circuit (102), the host circuit (104) being external to the integrated circuit (102). The integrated circuit (102) includes a plurality of programming elements (300), each element (300) including a host interface (606) for receiving data and a first control signal from the host circuit (104), a control interface (604) for receiving a second control signal. Each element (300) includes a crosspoint switch (318), and a register array (628) for receiving and storing data from the crosspoint switch (318) according to the first and second control signals, for receiving and storing data from the host interface (606) according to the first and second control signals, and for communicating stored data to the crosspoint switch (318) according to the first and second control signals.Type: GrantFiled: December 20, 2006Date of Patent: June 8, 2010Assignee: L3 Communications Integrated Systems, L.P.Inventors: Jerry William Yancey, Yea Zong Kuo
-
Patent number: 7685332Abstract: A system for data processing comprises a host circuit (104) and an integrated circuit (102), the host circuit (104) being external to the integrated circuit (102). The integrated circuit (102) includes a plurality of programming elements (300), each element (300) including a host interface (606) for receiving data and a first control signal from the host circuit (104), a control interface (604) for receiving a second control signal. Each element (300) includes a crosspoint switch (318), and a register array (628) for receiving and storing data from the crosspoint switch (318) according to the first and second control signals, for receiving and storing data from the host interface (606) according to the first and second control signals, and for communicating stored data to the crosspoint switch (318) according to the first and second control signals.Type: GrantFiled: December 20, 2006Date of Patent: March 23, 2010Assignee: L3 Communications Integrated Systems, L.P.Inventors: Jerry William Yancey, Yea Zong Kuo
-
Patent number: 7673274Abstract: A system for data processing comprises a host circuit (104) and an integrated circuit (102). The integrated circuit (102) is in communication with the host circuit (104) and the host circuit (104) is external to the integrated circuit (102). The integrated circuit (102) includes a plurality of programmable elements for data processing (300), each programmable element (300) including a host interface (305) for receiving host data and a host control signal from the host, a crosspoint switch (318), and an interpolation module (310). The host data includes a serial stream of input data values. The interpolation module (310) selectively inserts one or more interpolation data values, such as zero, between selected ones of the input data values according to the host control signal, and communicates the input data values and interpolation data values to the crosspoint switch (318).Type: GrantFiled: April 19, 2007Date of Patent: March 2, 2010Assignee: L3 Communications Integrated Systems, LPInventors: Jerry William Yancey, Yea Zong Kuo
-
Publication number: 20080263499Abstract: A system for data processing comprises a host circuit (104) and an integrated circuit (102). The integrated circuit (102) is in communication with the host circuit (104) and the host circuit (104) is external to the integrated circuit (102). The integrated circuit (102) includes a plurality of programmable elements for data processing (300), each programmable element (300) including a host interface (305) for receiving host data and a host control signal from the host, a crosspoint switch (318), and an interpolation module (310). The host data includes a serial stream of input data values. The interpolation module (310) selectively inserts one or more interpolation data values, such as zero, between selected ones of the input data values according to the host control signal, and communicates the input data values and interpolation data values to the crosspoint switch (318).Type: ApplicationFiled: April 19, 2007Publication date: October 23, 2008Applicant: L3 COMMUNICATIONS INTEGRATED SYSTEMS, L.P.Inventors: Jerry William Yancey, Yea Zong Kuo
-
Publication number: 20080263317Abstract: An integrated circuit (102) in communication with a host circuit (104) includes an interconnect bus (344) and a plurality of programmable elements (116-130). Each of the programmable elements (116-130) includes a control interface (354) for receiving a control signal, the control signal causing the memory element (338) to selectively operate in one of a plurality of modes. In a first mode, the memory element (338) communicates stored data to the output port upon receiving the control signal; in a second mode the memory element (338) communicates stored data to the output port upon detecting valid data at the input port; in a third mode the memory element stores a first data value consisting of at least a portion of a single data word received at the input port; and in a fourth mode the memory element (338) stores a second data value consisting of at least a portion of each of two separate input values received at the input port.Type: ApplicationFiled: April 19, 2007Publication date: October 23, 2008Applicant: L3 COMMUNICATIONS INTEGRATED SYSTEMS, L.P.Inventors: JERRY WILLIAM YANCEY, YEA ZONG KUO
-
Publication number: 20080263322Abstract: A programmable accumulation module (324) with an embedded register array comprises a crosspoint switch (318), a control interface for receiving a control signal (359), a register array circuit (352), a multiplier module (348) for receiving two input values from the crosspoint switch (318) and multiplying the values, and an adder module (350) for adding an output of the multiplier module (348) with an output of the register array circuit (352). The register array circuit includes a plurality of data registers (356), an input multiplexer (354) for receiving an add result from the adder module and communicating the add result to one of the plurality of data registers (356) according to the control signal, and an output multiplexer (358) for receiving an output value from each of the plurality of data registers (356) and selectively communicating one of the plurality of output values to the adder module (350) according to the control signal.Type: ApplicationFiled: April 19, 2007Publication date: October 23, 2008Applicant: L3 COMMUNICATIONS INTEGRATED SYSTEMS, L.P.Inventors: JERRY WILLIAM YANCEY, YEA ZONG KUO
-
Publication number: 20080263303Abstract: A linear combiner weight memory. Various embodiments of the weight memory provide a weight bank and control logic. The weight bank is operable to couple with a data stream and may include four registers. The first register is operable to store a first in-phase weight value. The second register is operable to store a second in-phase weight value and be written with the second in-phase weight value while the first in-phase weight value is read from the first register. The third register is operable to store a first quadrature weight value. The fourth register is operable to store a second quadrature weight value and be written with the second quadrature weight value while the first quadrature weight value is read from the third register.Type: ApplicationFiled: April 17, 2007Publication date: October 23, 2008Applicant: L-3 COMMUNICATIONS INTEGRATED SYSTEMS L.P.Inventors: JERRY WILLIAM YANCEY, YEA ZONG KUO
-
Publication number: 20080155138Abstract: A system for data processing comprises a host circuit (104) and an integrated circuit (102), the host circuit (104) being external to the integrated circuit (102). The integrated circuit (102) includes a plurality of programming elements (300), each element (300) including a host interface (606) for receiving data and a first control signal from the host circuit (104), a control interface (604) for receiving a second control signal. Each element (300) includes a crosspoint switch (318), and a register array (628) for receiving and storing data from the crosspoint switch (318) according to the first and second control signals, for receiving and storing data from the host interface (606) according to the first and second control signals, and for communicating stored data to the crosspoint switch (318) according to the first and second control signals.Type: ApplicationFiled: December 20, 2006Publication date: June 26, 2008Inventors: JERRY WILLIAM YANCEY, YEA ZONG KUO
-
Publication number: 20080155164Abstract: A system for data processing comprises a host circuit (104) and an integrated circuit (102), the host circuit (104) being external to the integrated circuit (102). The integrated circuit (102) includes a plurality of programming elements (300), each element (300) including a host interface (606) for receiving data and a first control signal from the host circuit (104), a control interface (604) for receiving a second control signal. Each element (300) includes a crosspoint switch (318), and a register array (628) for receiving and storing data from the crosspoint switch (318) according to the first and second control signals, for receiving and storing data from the host interface (606) according to the first and second control signals, and for communicating stored data to the crosspoint switch (318) according to the first and second control signals.Type: ApplicationFiled: December 20, 2006Publication date: June 26, 2008Inventors: JERRY WILLIAM YANCEY, YEA ZONG KUO
-
Publication number: 20080154996Abstract: A programmable element for data processing comprises a crosspoint switch (318), a mathematical operation module (320), and a plurality of data hold modules (604,606). Each of the data hold modules (604,606) receives data from the crosspoint switch (318) and communicates the data to an input of the mathematical operation module (320) such that data arrives at the inputs of the mathematical operation module (320) substantially simultaneously. A first data hold module (604) communicates a first data valid signal to a second data hold module (606) upon receipt of first valid data, and the second data hold module communicates a second data valid signal to the first data hold module upon receipt of second valid data.Type: ApplicationFiled: December 20, 2006Publication date: June 26, 2008Inventors: JERRY WILLIAM YANCEY, YEA ZONG KUO
-
Publication number: 20080151514Abstract: An apparatus operable to interface an electronic component with a signal input. The apparatus may generally include a low-ohm resistor and a voltage translator coupled with the low-ohm resistor. The low-ohm resistor is operable to couple with the input to receive an input signal therefrom. The voltage translator is operable to couple with the electronic component and translate the input signal from a first voltage to a second voltage for use by the electronic component. The low-ohm resistor and voltage translator may be positioned by a pick and place assembly machine such that embodiments of the present invention do not require a technician to manually couple and solder the apparatus to the input and electronic component.Type: ApplicationFiled: December 20, 2006Publication date: June 26, 2008Inventor: JERRY WILLIAM YANCEY
-
Publication number: 20080143392Abstract: An envelope detector operable to detect and record the minimum and maximum values present in a data stream. In various embodiments, the envelope detector includes a memory operable to store first and second data values, a first comparator, and a second comparator. The first comparator is generally operable to compare the first data value to a first input from the data stream and output a first control signal to cause the memory to store the first input as the first data value if the first input is greater than the first data value. The second comparator is generally operable to compare the second data value to the second input from the data stream and output a second control signal to cause the memory to store the first input as the second data value if the first input is less than the first data value.Type: ApplicationFiled: December 15, 2006Publication date: June 19, 2008Inventor: JERRY WILLIAM YANCEY