Patents by Inventor Jhon Liaw
Jhon Liaw has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070127287Abstract: A memory cell for reducing soft error rate and the method for forming same are disclosed. The memory cell comprises a first bit line signal (BL), a second bit line signal complementary to the first bit line signal (BLB), a first pass gate coupled to the BL, a second pass gate coupled to the BLB, a first inverter whose output node receives the BL through the first pass gate, a second inverter whose output node receives the BLB through the second pass gate, a first instrument coupled between the output node of the first inverter and an input node of the second inverter, and a second instrument coupled between the output node of the second inverter and an input node of the first inverter, wherein the first and second instruments increase voltage discharge time of the memory cell when voltages at the output nodes of the inverters accidentally discharge.Type: ApplicationFiled: January 29, 2007Publication date: June 7, 2007Inventor: Jhon Liaw
-
Publication number: 20070025132Abstract: Disclosed are improved layouts for memory cell and memory cell arrays. A memory cell array of multiple memory cells connected by signal lines that twist in connecting the array. Further, an eight transistor memory cell that comprises different resistive paths as seen by the signal lines electrically connected to the cell and asymmetric pass devices associated with those resistive paths. Furthermore, an eight transistor memory cell that includes butt contacts.Type: ApplicationFiled: July 29, 2005Publication date: February 1, 2007Applicant: Taiwan Semiconductor Manufacturing Company Ltd.Inventor: Jhon Liaw
-
Publication number: 20070001304Abstract: The present invention discloses an interconnect structure for an integrated circuit formed on a semiconductor substrate. In one embodiment, the first conductive layer is formed above the semiconductor substrate. A first via contact is formed on the first conductive layer. A second via contact is formed on the first via contact. A second conductive layer is formed on the second via contact. One of the first and second via contacts has a cross-sectional area substantially larger that of another for improving a landing margin thereof, thereby eliminating a need of using a landing pad between the first and second via contacts.Type: ApplicationFiled: June 29, 2005Publication date: January 4, 2007Inventor: Jhon Liaw
-
Publication number: 20060281267Abstract: This invention provides a method for improving threshold voltage stability of at least one metal-oxide-semiconductor (MOS) device. In one embodiment of the invention, at least one well is formed on a semiconductor substrate. A gate dielectric layer is formed on the well of the semiconductor substrate. A gate conductive layer is formed on the gate dielectric layer. Ions are implanted into the well to from at least one first buried doped region beneath the gate dielectric layer, and one or more second buried doped regions beneath at least one location of the well that is earmarked for forming a lightly doped drain (LDD) region.Type: ApplicationFiled: June 10, 2005Publication date: December 14, 2006Inventor: Jhon Liaw
-
Publication number: 20060239066Abstract: A memory device includes a memory cell, a reference structure, and a sensing device. The memory cell includes an MR element and a pass transistor. The pass transistor, reference structure, and sensing device are connected to an input node. The logic state of the memory cell can be detected by a read operation that includes the sensing device sensing the voltage at the input node. The voltage at the input node will vary depending on the state of the MR element. The reference structure provides a voltage drop allowing for an increased read voltage to the memory cell. This in turn can provide for decreased read times. In some embodiments, the MR element can include a magnetic tunneling junction sandwiched between electrode layers. One of the electrode layers can be connected to a bit line, the other can be connected to the pass transistor.Type: ApplicationFiled: April 22, 2005Publication date: October 26, 2006Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Jhon Liaw
-
Publication number: 20060094171Abstract: A method for fabricating a semiconductor product employs a semiconductor substrate other than a bulk silicon semiconductor substrate. The semiconductor substrate is etched to form an etched semiconductor substrate having an isolation trench adjoining an active region. The etched semiconductor substrate is thermally annealed prior to forming a semiconductor device within the active region.Type: ApplicationFiled: November 4, 2004Publication date: May 4, 2006Inventor: Jhon Liaw
-
Publication number: 20060091468Abstract: An interconnect structure and its method for fabrication each employ an interconnect formed over and adjacent an active region of a semiconductor substrate. A gate electrode is also formed over the active region. Spacer layers are formed adjoining the interconnect and the gate electrode. A spacer layer adjoining the interconnect is removed and a bridging silicide conductor layer is formed bridging a top surface and a sidewall surface of the interconnect with a surface of the active region.Type: ApplicationFiled: November 4, 2004Publication date: May 4, 2006Inventor: Jhon Liaw
-
Publication number: 20060055043Abstract: The present disclosure relates generally to the manufacturing of semiconductor devices, and more particularly to an improved connection structure for semiconductor devices. A connection structure for a semiconductor device includes: a peanut-shaped opening comprising a narrow area and one or more wide areas, wherein the narrow area is between two of the one or more wide areas; and a conductive plug for filling at least partially the peanut-shaped opening.Type: ApplicationFiled: September 13, 2004Publication date: March 16, 2006Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhon Liaw, Sung-Chun Hsieh, Wesley Lin, Chii-Ming Wu, Ren-Fen Tsui
-
Publication number: 20060028889Abstract: A method or circuit is disclosed for sensing an output of a predetermined memory cell having a high resistance state or a low resistance state. A predefined voltage is applied to the predetermined memory cell to generate an output current reflecting a resistance of the predetermined memory cell, and to one or more reference memory cells to generate a first reference current reflecting the high resistance state, and a second reference current reflecting the low resistance state. A first differential value is provided to represent the difference between the output current and the first reference current. A second differential value is provided to represent the difference between the output current and second reference current. The first differential value with the second differential value to generate a digital output representing the resistance state of the predetermined memory cell.Type: ApplicationFiled: June 13, 2005Publication date: February 9, 2006Inventor: Jhon Liaw
-
Publication number: 20060006440Abstract: An integrated circuit is disclosed having one or more devices having substantially similar physical gate electric thicknesses but different electrical gate electric thicknesses for accommodating various operation needs. One or more devices are manufactured with a same mask set using multiple doping processes to generate substantially similar physical gate dielectric thicknesses, but with different electrical gate dielectric thicknesses. The device undergoing multiple doping processes have different dopant concentrations, thereby providing different electrical characteristics such as the threshold voltages.Type: ApplicationFiled: July 6, 2004Publication date: January 12, 2006Inventor: Jhon Liaw
-
Publication number: 20050260815Abstract: A method is disclosed for forming at least two semiconductor devices with different gate electrode thicknesses. After forming a gate dielectric region, and determining whether a first or second device formed on the gate dielectric region expects a relatively faster gate dopant diffusion rate, a gate electrode layer is formed on the gate dielectric region wherein the gate electrode layer has a step-structure in which a portion thereof for the first device has a relatively larger thickness than that for the second device if the first device has a relatively faster gate dopant diffusion rate.Type: ApplicationFiled: May 21, 2004Publication date: November 24, 2005Inventor: Jhon Liaw
-
Publication number: 20050253287Abstract: A cell structure is disclosed for a dual port static random access memory (SRAM) cell. The SRAM cell occupies a substantially rectangular cell area. The cell structure comprises a first port having two bit signal lines, and a second port having two bit signal lines, wherein the two bit signal lines of each port are on two separate metal layers.Type: ApplicationFiled: May 11, 2004Publication date: November 17, 2005Inventor: Jhon Liaw
-
Publication number: 20050248977Abstract: A memory cell for reducing soft error rate and the method for forming same are disclosed. The memory cell comprises a first bit line signal (BL), a second bit line signal complementary to the first bit line signal (BLB), a first pass gate coupled to the BL, a second pass gate coupled to the BLB, a first inverter whose output node receives the BL through the first pass gate, a second inverter whose output node receives the BLB through the second pass gate, a first instrument coupled between the output node of the first inverter and an input node of the second inverter and a second instrument coupled between the output node of the second inverter and an input node of the first inverter, wherein the first and second instruments increase voltage discharge time of the memory cell when voltages at the output nodes of the inverters accidentally discharge.Type: ApplicationFiled: May 10, 2004Publication date: November 10, 2005Inventor: Jhon Liaw
-
Publication number: 20050243634Abstract: A method and system is disclosed for controlling power supply to a memory device. After determining at least one word line being selected, supply voltage lines are controlled so that a predetermined active mode voltage is provided to one or more predetermined memory cells associated with the selected word line, and a standby voltage lower than the active mode voltage is provided to all other unselected portions of the memory device.Type: ApplicationFiled: April 30, 2004Publication date: November 3, 2005Inventor: Jhon Liaw
-
Publication number: 20050233223Abstract: A method is disclosed for conducting optical proximity correction (OPC) on at least two features in a circuit design. After detecting a first feature having at least one end thereof to be in the proximity of one end of a second feature, a first OPC pattern is incorporated to the end of the first feature toward a first direction; and a second OPC pattern is incorporated to the end of the second feature toward a second direction that is substantially opposite from the first direction.Type: ApplicationFiled: April 15, 2004Publication date: October 20, 2005Inventor: Jhon Liaw
-
Publication number: 20050224877Abstract: A semiconductor contact connection structure and the method for forming the same are disclosed. The connection structure has a first semiconductor device formed on an insulator substrate. A non-conducting gate interconnect layer is formed on the insulator substrate for connecting to a gate of a second semiconductor device, and a silicide layer formed on the gate interconnect layer and an active region of the first semiconductor device for making a connection thereof.Type: ApplicationFiled: March 31, 2004Publication date: October 13, 2005Inventor: Jhon Liaw
-
Publication number: 20050200026Abstract: A contact interconnect structure including the method of providing a semiconductor substrate including CMOS devices including active contact regions; forming a first set of dielectric layers to form a first thickness for etching a first set of openings through a thickness thereof including a bottom portion having a maximum width of less than about 70 nanometers; etching the first set of openings to contact active contact regions; filling the first set of openings with a first metal; forming a second set of dielectric layers to form a second thickness for etching a second set of openings through the second thickness comprising a bottom portion having a maximum width of less than about 70 nanometers; etching the second set of openings to provide electrical communication with the first set of openings; and, filling the second set of openings with a second metal to form contact interconnects.Type: ApplicationFiled: March 10, 2004Publication date: September 15, 2005Inventor: Jhon Liaw
-
Publication number: 20050121793Abstract: An integrated circuit device and method thereof includes a substrate and a plurality of microelectronic devices. Each of the microelectronics devices includes a patterned feature located over the substrate, wherein the pattern feature comprises at least one electrical contact. The integrated circuit also includes a plurality of interconnect layers for distributing electrical power to the plurality of microelectronic devices. The interconnect layers include a plurality of conductive members associated with each interconnect layer, wherein the members of at least one subsequent interconnect layer straddle members of at least one adjacent interconnect layer. The integrated circuit device further includes a plurality of bond pads connected to at least one of the plurality of members of the interconnect layers.Type: ApplicationFiled: December 2, 2004Publication date: June 9, 2005Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon Liaw
-
Publication number: 20050124095Abstract: A static random access memory (SRAM) device including a substrate and an SRAM unit cell. The substrate includes an n-doped region interposing first and second p-doped regions. The SRAM unit cell includes: (1) a first pass-gate transistor and a first pull-down transistor located at least partially over the first p-doped region; (2) first and second pull-up transistors located at least partially over the n-doped region; and (3) a second pass-gate transistor, a second pull-down transistor, and first and second read port transistors, all located at least partially over the second p-doped region. A boundary of the SRAM unit cell comprises first and second primary dimensions having an aspect ratio of at least about 3.2.Type: ApplicationFiled: April 5, 2004Publication date: June 9, 2005Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon Liaw
-
Publication number: 20050085081Abstract: A method of manufacturing a microelectronics device including providing a substrate having an active layer, a dielectric layer and a structural layer, wherein the active layer is formed over the dielectric layer and the dielectric layer is formed over the structural layer. The method further includes forming an opening through the active layer thereby exposing a surface of the dielectric layer and defining active layer sidewalls. A spacer is formed covering a first portion of the exposed dielectric layer surface and substantially spanning one of the active layer sidewalls. At least a second portion of the exposed dielectric layer surface is then cleaned.Type: ApplicationFiled: October 16, 2003Publication date: April 21, 2005Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Jhon Liaw