Patents by Inventor Ji-Do Ryu
Ji-Do Ryu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8698239Abstract: A semiconductor device includes an active region in a substrate, first to third gate structures crossing the active region and sequentially arranged parallel to each other, a first doped region in the active region between the first and second gate structures and having a first horizontal width and a first depth, and a second doped region in the active region between the second and third gate structures and having a second horizontal width and a second depth. The second horizontal width is larger than the first horizontal width and the second depth is shallower than the first depth. A distance between the first and second gate structures adjacent to each other is smaller than that between the second and third gate structures adjacent to each other. Related fabrication methods are also described.Type: GrantFiled: January 17, 2012Date of Patent: April 15, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Do Ryu, Hee-Seog Jeon, Hyun-Khe Yoo, Yong-Suk Choi
-
Patent number: 8432742Abstract: A non-volatile memory cell array, comprising sector selection transistors controlled by a voltage applied to sector selection lines, first through fourth memory cells connected in series to the sector selection transistors, a first common source line connected between the first memory cell and the second memory cell, and a second common source line connected between the third memory cell and the fourth memory cell and separated from the first common source line. A first voltage is applied to the first common source line, and a second voltage different from the first voltage is applied to the second common source line.Type: GrantFiled: May 24, 2011Date of Patent: April 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Min Jeong, Hee-Seog Jeon, Hyun-Khe Yoo, Ji-Do Ryu
-
Publication number: 20120181607Abstract: A semiconductor device includes an active region in a substrate, first to third gate structures crossing the active region and sequentially arranged parallel to each other, a first doped region in the active region between the first and second gate structures and having a first horizontal width and a first depth, and a second doped region in the active region between the second and third gate structures and having a second horizontal width and a second depth. The second horizontal width is larger than the first horizontal width and the second depth is shallower than the first depth. A distance between the first and second gate structures adjacent to each other is smaller than that between the second and third gate structures adjacent to each other. Related fabrication methods are also described.Type: ApplicationFiled: January 17, 2012Publication date: July 19, 2012Inventors: Ji-Do Ryu, Hee-Seog Jeon, Hyun-Khe Yoo, Yong-Suk Choi
-
Publication number: 20120044772Abstract: A non-volatile memory cell array, comprising sector selection transistors controlled by a voltage applied to sector selection lines, first through fourth memory cells connected in series to the sector selection transistors, a first common source line connected between the first memory cell and the second memory cell, and a second common source line connected between the third memory cell and the fourth memory cell and separated from the first common source line. A first voltage is applied to the first common source line, and a second voltage different from the first voltage is applied to the second common source line.Type: ApplicationFiled: May 24, 2011Publication date: February 23, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang-Min Jeon, Hee-Seog Jeon, Hyun-Khe Yoo, Ji-Do Ryu
-
Patent number: 7696561Abstract: A non-volatile memory device includes a first sensing line, a first word line, a depletion channel region, and impurity regions. The first sensing line and the first word line are formed adjacent to each other in parallel on a substrate. The first sensing line and the first word line have a tunnel oxide layer, a first conductive pattern, a dielectric layer pattern and a second conductive pattern sequentially stacked on the substrate. The depletion channel region is formed at an upper portion of the substrate under the first sensing line. The impurity regions are formed at upper portions of the substrate exposed by the first sensing line and the first word line.Type: GrantFiled: October 11, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Jeong-Uk Han, Hee-Seog Jeon, Sung-Gon Choi, Bo-Young Seo, Chang-Min Jeon, Ji-Do Ryu
-
Patent number: 7697336Abstract: The present invention is directed to a non-volatile memory device and a method of operating the same. The non-volatile memory device includes a first transistor connected to an nth bitline and a second transistor connected to an (n+1)th bitline. The first transistor and the second transistor are serially coupled between the nth bitline and the (n+1)th bitline. The non-volatile memory device may include a 2-transistor 1-bit unit cell where a drain region and a source region of a memory cell have the same or similar structure. Since a cell array of a non-volatile memory device according to the invention may include a 2-transistor 2-bit unit cell, storage capacity of the non-volatile memory device may be doubled.Type: GrantFiled: September 21, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Min Jeon, Hee-Seog Jeon, Hyun-Khe Yoo, Sung-Gon Choi, Bo-Young Seo, Ji-Do Ryu
-
Patent number: 7512003Abstract: A non-volatile memory device includes a memory cell block, a first switching block, and a second switching block. A plurality of memory cells are arranged in the memory cell block and each of the memory cells includes a memory transistor having a floating gate and a control gate and is connected to a local bit line and includes a selection transistor connected to the memory transistor in series that is connected to a source line. The first switching block selectively connects a global bit line to the local bit line and the second switching block controls the memory cells in the memory cell block in units of a predetermined number of bits. The first switching block includes at least two switching devices connected in parallel between the global bit line and the local bit line.Type: GrantFiled: April 23, 2007Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Ji-Do Ryu, Bo-Young Seo, Chang-Min Jeon, Hee-Seog Jeon, Sung-Gon Choi, Jeong-Uk Han
-
Publication number: 20080253190Abstract: The present invention is directed to a non-volatile memory device and a method of operating the same. The non-volatile memory device includes a first transistor connected to an nth bitline and a second transistor connected to an (n+1)th bitline. The first transistor and the second transistor are serially coupled between the nth bitline and the (n+1)th bitline. The non-volatile memory device may include a 2-transistor 1-bit unit cell where a drain region and a source region of a memory cell have the same or similar structure. Since a cell array of a non-volatile memory device according to the invention may include a 2-transistor 2-bit unit cell, storage capacity of the non-volatile memory device may be doubled.Type: ApplicationFiled: September 21, 2007Publication date: October 16, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Chang-Min Jeon, Hee-Seog Jeon, Hyun-Khe Yoo, Sung-Gon Choi, Bo-Young Seo, Ji-Do Ryu
-
Publication number: 20080089136Abstract: A non-volatile memory device includes a first sensing line, a first word line, a depletion channel region, and impurity regions. The first sensing line and the first word line are formed adjacent to each other in parallel on a substrate. The first sensing line and the first word line have a tunnel oxide layer, a first conductive pattern, a dielectric layer pattern and a second conductive pattern sequentially stacked on the substrate. The depletion channel region is formed at an upper portion of the substrate under the first sensing line. The impurity regions are formed at upper portions of the substrate exposed by the first sensing line and the first word line.Type: ApplicationFiled: October 11, 2007Publication date: April 17, 2008Inventors: Hyun-Khe Yoo, Jeong-Uk Han, Hee-Seog Jeon, Sung-Gon Choi, Bo-Young Seo, Chang-Min Jeon, Ji-Do Ryu
-
Publication number: 20080076242Abstract: A method of fabricating a nonvolatile memory device includes preparing a semiconductor substrate having a cell array region and a peripheral circuit region. Cell gate patterns are formed in the cell array region, and peripheral gate patterns are formed in the peripheral circuit region. Each of the cell gate patterns includes a control gate pattern and a capping pattern, and each of the peripheral gate patterns has a smaller thickness than the cell gate pattern. An interlayer dielectric layer is formed on the resultant structure having the cell gate patterns and the peripheral gate patterns. The interlayer dielectric layer is planarized by etching until the top surface of the capping pattern is exposed, so that an interlayer dielectric pattern is formed. The interlayer dielectric pattern covers the peripheral circuit region and fills a space between the cell gate patterns.Type: ApplicationFiled: August 14, 2007Publication date: March 27, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-Gon Choi, Hyun-Khe Yoo, Bo-Young Seo, Chang-Min Jeon, Ji-Do Ryu
-
Publication number: 20080012062Abstract: An electrically erasable programmable read-only memory (EEPROM) device includes an EEPROM cell located on a semiconductor substrate, the EEPROM cell including a memory transistor and a selection transistor. A source region and a drain region are located on the semiconductor substrate adjacent to opposite sides of the EEPROM cell, respectively, and a floating region is positioned between the memory transistor and the selection transistor. The source region includes a first doped region, a second doped region and a third doped region, where the first doped region surrounds a bottom surface and sidewalls of the second doped region, and the second doped surrounds a bottom surface and sidewalls of the third doped region. Also, a second impurity concentration of the second doped region is higher than that of the first doped region and lower than that of the third doped region.Type: ApplicationFiled: July 11, 2007Publication date: January 17, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Khe YOO, Jeong-Uk HAN, Hee-Seog JEON, Sung-Gon CHOI, Bo-young SEO, Chang-Min JEON, Ji-Do RYU
-
Publication number: 20080008003Abstract: A non-volatile memory device includes a memory cell block, a first switching block, and a second switching block. A plurality of memory cells are arranged in the memory cell block and each of the memory cells includes a memory transistor having a floating gate and a control gate and is connected to a local bit line and includes a selection transistor connected to the memory transistor in series that is connected to a source line. The first switching block selectively connects a global bit line to the local bit line and the second switching block controls the memory cells in the memory cell block in units of a predetermined number of bits. The first switching block includes at least two switching devices connected in parallel between the global bit line and the local bit line.Type: ApplicationFiled: April 23, 2007Publication date: January 10, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Ji-Do Ryu, Bo-Young Seo, Chang-Min Jeon, Hee-Seog Jeon, Sung-Gon Choi, Jeong-Uk Han
-
Publication number: 20060145237Abstract: Provided are a non-volatile memory device and a method of manufacturing the same. The non-volatile memory device includes a gate insulating layer having a tunneling window formed therein. The tunneling window has a predetermined width parallel to a channel length direction and has a predetermined length perpendicular to the channel length direction on a semiconductor substrate. The non-volatile memory device further includes a lower floating gate including a first lower floating gate formed on the gate insulating layer and a second lower floating gate spaced a predetermined interval apart from the first lower floating gate, and wherein the tunneling window and a portion of the gate insulating layer which is adjacent to the tunneling window are partially exposed in a region between the first lower floating gate and the second lower floating gate.Type: ApplicationFiled: January 3, 2006Publication date: July 6, 2006Inventors: Byoung-Ho Kim, Seung-Beom Yoon, Weon-Ho Park, Ji-Do Ryu