Patents by Inventor Ji-Soo Chang
Ji-Soo Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11947104Abstract: A spiral phase plate, according to one embodiment, for generating a Laguerre Gaussian beam by reflecting an incident beam emitted from a light source, may comprise: a first quadrant area in which the step height increase rate per unit angle decreases progressively in one direction from the point with the lowest step height to the point with the highest step height; and a second quadrant area in which the step height increase rate per unit angle increases progressively in the one direction.Type: GrantFiled: September 9, 2020Date of Patent: April 2, 2024Assignees: KOREA BASIC SCIENCE INSTITUTE, INSTITUTE FOR BASIC SCIENCE, GWANGJU INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: I Jong Kim, Ji Yong Bae, Hong Seung Kim, Geon Hee Kim, Ki Soo Chang, Cheonha Jeon, Il Woo Choi, Chang Hee Nam
-
Publication number: 20210397684Abstract: A smart card is provided. The smart card includes a peripheral circuit configured to control a fingerprint sensing array and generate a raw image, an authentication information processing module configured to process the raw image into fingerprint information for verification, a security module configured to determine whether the fingerprint information for verification matches registered fingerprint information to determine usage approval or disapproval for a payment request, and an active shield overlapping the security module. The peripheral circuit, the authentication information processing module, and the security module are integrated into one chip.Type: ApplicationFiled: April 13, 2021Publication date: December 23, 2021Inventors: Gi Jin Kang, Sung Ung KWAK, Ji-Soo CHANG
-
Patent number: 10797662Abstract: An amplifying circuit may include: an amplifier configured to receive a first input voltage and output a first output voltage by amplifying the first input voltage; and a common-mode feedback circuit configured to enable the first output voltage to operate in a common mode by receiving the first output voltage and performing a feedback to adjust at least one feedback voltage applied to the amplifier based on the first output voltage. The common-mode feedback circuit may include a first Miller compensation circuit configured to perform dominant pole compensation by using a Miller effect for the common-mode feedback circuit. The first Miller compensation circuit may include a resistor and a capacitor.Type: GrantFiled: February 15, 2019Date of Patent: October 6, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seong-won Joo, Ji-soo Chang
-
Patent number: 10567018Abstract: Provided is a current-to-voltage converter for converting a current signal into a voltage signal. The current-to-voltage converter may include: a trans-impedance amplifier including an input terminal and an output terminal; a resistor-capacitor (RC) circuit including a first end and a second end respectively connected to the input terminal and the output terminal of the trans-impedance amplifier, and a resistor and a capacitor connected to each other in parallel between the first end and the second end; and a plurality of switches configured to form at least one of a first converting circuit configured to convert the current signal via the trans-impedance amplifier and the RC circuit in a wide bandwidth mode, and a second converting circuit configured to convert the current signal via the RC circuit in a narrow bandwidth mode.Type: GrantFiled: November 20, 2018Date of Patent: February 18, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seong-won Joo, Ji-soo Chang
-
Publication number: 20190305809Abstract: Provided is a current-to-voltage converter for converting a current signal into a voltage signal. The current-to-voltage converter may include: a trans-impedance amplifier including an input terminal and an output terminal; a resistor-capacitor (RC) circuit including a first end and a second end respectively connected to the input terminal and the output terminal of the trans-impedance amplifier, and a resistor and a capacitor connected to each other in parallel between the first end and the second end; and a plurality of switches configured to form at least one of a first converting circuit configured to convert the current signal via the trans-impedance amplifier and the RC circuit in a wide bandwidth mode, and a second converting circuit configured to convert the current signal via the RC circuit in a narrow bandwidth mode.Type: ApplicationFiled: November 20, 2018Publication date: October 3, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seong-won JOO, Ji-soo CHANG
-
Publication number: 20190305739Abstract: An amplifying circuit may include: an amplifier configured to receive a first input voltage and output a first output voltage by amplifying the first input voltage; and a common-mode feedback circuit configured to enable the first output voltage to operate in a common mode by receiving the first output voltage and performing a feedback to adjust at least one feedback voltage applied to the amplifier based on the first output voltage. The common-mode feedback circuit may include a first Miller compensation circuit configured to perform dominant pole compensation by using a Miller effect for the common-mode feedback circuit. The first Miller compensation circuit may include a resistor and a capacitor.Type: ApplicationFiled: February 15, 2019Publication date: October 3, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seong-won JOO, Ji-soo CHANG
-
Patent number: 10256342Abstract: An IC device includes a substrate including a device region having a fin-type active region and a deep trench region; a gate line that extends in a direction intersecting the fin-type active region; and an inter-device isolation layer that fills the deep trench region. The gate line includes a first gate portion that extends on the device region to cover the fin-type active region and has a flat upper surface at a first level and a second gate portion that extends on the deep trench region to cover the inter-device isolation layer while being integrally connected to the first gate portion and has an upper surface at a second level that is closer to the substrate than the first level.Type: GrantFiled: October 10, 2017Date of Patent: April 9, 2019Assignee: Samsung Electronic Co., Ltd.Inventors: Yong-hee Park, Young-seok Song, Ji-soo Chang, Young-chul Hwang
-
Patent number: 9899913Abstract: A dual-mode switching D.C.-to-D.C. converter includes a power conversion unit and a switch driver. The power conversion unit generates a D.C. output voltage based on a switch driving signal and a D.C. input voltage. The switch driver performs frequency compensation on the D.C. output voltage to generate a feedback voltage, and compares the feedback voltage with a comparison input signal to generate a pulse-width-modulated signal. The switch driver compares the D.C. output voltage with a first reference voltage to generate a comparison output signal. The switch driver generates the switch driving signal based on the pulse-width-modulated signal in a normal operation mode, and generates the switch driving signal based on the comparison output signal in an abnormal operation mode. The normal operation mode and the abnormal operation mode are based on a load current flowing through a load connected to the switching D.C.-to-D.C. converter.Type: GrantFiled: October 15, 2014Date of Patent: February 20, 2018Assignee: Samsung Electronics Co., Ltd.Inventor: Ji-Soo Chang
-
Publication number: 20180033890Abstract: An IC device includes a substrate including a device region having a fin-type active region and a deep trench region; a gate line that extends in a direction intersecting the fin-type active region; and an inter-device isolation layer that fills the deep trench region. The gate line includes a first gate portion that extends on the device region to cover the fin-type active region and has a flat upper surface at a first level and a second gate portion that extends on the deep trench region to cover the inter-device isolation layer while being integrally connected to the first gate portion and has an upper surface at a second level that is closer to the substrate than the first level.Type: ApplicationFiled: October 10, 2017Publication date: February 1, 2018Inventors: Yong-hee Park, Young-Seok Song, Ji-Soo Chang, Young-Chul Hwang
-
Patent number: 9818879Abstract: An IC device includes a substrate including a device region having a fin-type active region and a deep trench region; a gate line that extends in a direction intersecting the fin-type active region; and an inter-device isolation layer that fills the deep trench region. The gate line includes a first gate portion that extends on the device region to cover the fin-type active region and has a flat upper surface at a first level and a second gate portion that extends on the deep trench region to cover the inter-device isolation layer while being integrally connected to the first gate portion and has an upper surface at a second level that is closer to the substrate than the first level.Type: GrantFiled: July 24, 2015Date of Patent: November 14, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-hee Park, Young-seok Song, Ji-soo Chang, Young-chul Hwang
-
Publication number: 20160079354Abstract: An IC device includes a substrate including a device region having a fin-type active region and a deep trench region; a gate line that extends in a direction intersecting the fin-type active region; and an inter-device isolation layer that fills the deep trench region. The gate line includes a first gate portion that extends on the device region to cover the fin-type active region and has a flat upper surface at a first level and a second gate portion that extends on the deep trench region to cover the inter-device isolation layer while being integrally connected to the first gate portion and has an upper surface at a second level that is closer to the substrate than the first level.Type: ApplicationFiled: July 24, 2015Publication date: March 17, 2016Inventors: Yong-hee Park, Young-seok Song, Ji-soo Chang, Young-chul Hwang
-
Patent number: 9123817Abstract: Example embodiments disclose transistors and electronic devices including the transistors. A transistor may include a charge blocking layer between a gate insulating layer and a gate. An energy barrier between the gate insulating layer and the gate may be increased by the charge blocking layer. The transistor may be an oxide transistor including a channel layer formed of an oxide semiconductor.Type: GrantFiled: April 28, 2011Date of Patent: September 1, 2015Assignees: Samsung Electronics Co., Ltd., SNU R&DB FoundationInventors: Dae-woong Kwon, Jae-chul Park, Byung-gook Park, Sang-wan Kim, Jang-hyun Kim, Ji-soo Chang
-
Publication number: 20150200592Abstract: A dual-mode switching D.C.-to-D.C. converter includes a power conversion unit and a switch driver. The power conversion unit generates a D.C. output voltage based on a switch driving signal and a D.C. input voltage. The switch driver performs frequency compensation on the D.C. output voltage to generate a feedback voltage, and compares the feedback voltage with a comparison input signal to generate a pulse-width-modulated signal. The switch driver compares the D.C. output voltage with a first reference voltage to generate a comparison output signal. The switch driver generates the switch driving signal based on the pulse-width-modulated signal in a normal operation mode, and generates the switch driving signal based on the comparison output signal in an abnormal operation mode. The normal operation mode and the abnormal operation mode are based on a load current flowing through a load connected to the switching D.C.-to-D.C. converter.Type: ApplicationFiled: October 15, 2014Publication date: July 16, 2015Inventor: Ji-Soo CHANG
-
Publication number: 20140015580Abstract: A semiconductor device including, a slope signal generator configured to generate a slope signal, an error signal generator configured to generate an error signal in response to an output voltage, a pulse width modulation (PWM) signal generator configured to generate a PWM signal using a difference between the slope signal and the error signal, and a slope signal controller configured to adjust the slope signal according to a difference between the output voltage and a reference voltage.Type: ApplicationFiled: May 10, 2013Publication date: January 16, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Ji-Soo CHANG
-
Patent number: 8159378Abstract: An analog-to-digital conversion method using an RC time constant calibrator is provided. The method includes the operations of comparing a crossing time point at which a first reference signal and a second reference signal cross each other with a target time point and calibrating an RC time constant according to a result of the comparison. A length of time until the crossing time point at which a first analog signal and a second analog signal cross each other is counted based on a calibrated RC time constant. The counted value is output.Type: GrantFiled: February 12, 2010Date of Patent: April 17, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Seung Chan Heo, Sang Youb Lee, Ji-Soo Chang
-
Publication number: 20120085998Abstract: Example embodiments disclose transistors and electronic devices including the transistors. A transistor may include a charge blocking layer between a gate insulating layer and a gate. An energy barrier between the gate insulating layer and the gate may be increased by the charge blocking layer. The transistor may be an oxide transistor including a channel layer formed of an oxide semiconductor.Type: ApplicationFiled: April 28, 2011Publication date: April 12, 2012Inventors: Dae-woong Kwon, Jae-chul Park, Byung-gook Park, Sang-wan Kim, Jang-hyun Kim, Ji-soo Chang
-
Publication number: 20100207800Abstract: An analog-to-digital conversion method using an RC time constant calibrator is provided. The method includes the operations of comparing a crossing time point at which a first reference signal and a second reference signal cross each other with a target time point and calibrating an RC time constant according to a result of the comparison. A length of time until the crossing time point at which a first analog signal and a second analog signal cross each other is counted based on a calibrated RC time constant. The counted value is output.Type: ApplicationFiled: February 12, 2010Publication date: August 19, 2010Inventors: Seung Chan Heo, Sang Youb Lee, Ji-Soo Chang