Patents by Inventor Ji-Yu Hung
Ji-Yu Hung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240062833Abstract: A memory such as a 3D NAND array, having a page buffer having page buffer cells coupled to bit lines has a search word input such as a search word buffer coupled to word lines. A circuit, such as string select gates, is provided to connect a selected set of memory cells in the array to the page buffer. The page buffer includes sensing circuitry configured to apply a match sense signal to a latch in a plurality of storage elements for a stored data word and an input search word. Logic circuitry uses storage elements in the plurality of storage elements of the page buffer to accumulate the match sense signals output by the sensing circuitry over a sequence matching a plurality stored data words to one or more input search words. A match for a search is based on a threshold and the accumulated match sense signals.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shuo-Nan HUNG, E-Yuan CHANG, Ji-Yu HUNG
-
Patent number: 11217313Abstract: The disclosed technology teaches a memory device with memory cells, each with a sense circuit with an input node in current flow communication, a BLC transistor, a transfer transistor, a current source transistor, and an output circuit to generate data based on a voltage on the sensing node. Also disclosed is a sensing sequence in which control circuits apply BLC voltage to the BLC transistor, transfer voltage to the transfer transistor and current control voltage to the current source transistor to provide a charging current to the BL, and to adjust the current control voltage to provide a keeping current on the BL from the current source transistor, and to apply a read voltage to a selected memory cell on the bit line. Additionally included is applying a timing signal to the output circuit to generate the data based on a voltage on the sensing node.Type: GrantFiled: November 30, 2020Date of Patent: January 4, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Ji-Yu Hung
-
Publication number: 20210090638Abstract: A memory device such as a page mode NAND flash, including a page buffer with first and second-level buffer latches is operated using a first pipeline stage, to transfer a page to the first-level buffer latches; a second pipeline stage, to clear the second-level buffer latches to a third buffer level and transfer the page from the first-level buffer latches to the second-level buffer latches; and a third pipeline stage to move the page to the third buffer level and execute in an interleaved fashion a first ECC function over data in a first part of the page and output the first part of the page while performing a second ECC function, and to execute the first ECC function over data in a second part of the page in the third buffer level, and to output the second part while performing the second ECC function.Type: ApplicationFiled: September 24, 2019Publication date: March 25, 2021Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ji-Yu HUNG, Shuo-Nan HUNG
-
Patent number: 10957384Abstract: A memory device such as a page mode NAND flash, including a page buffer with first and second-level buffer latches is operated using a first pipeline stage, to transfer a page to the first-level buffer latches; a second pipeline stage, to clear the second-level buffer latches to a third buffer level and transfer the page from the first-level buffer latches to the second-level buffer latches; and a third pipeline stage to move the page to the third buffer level and execute in an interleaved fashion a first ECC function over data in a first part of the page and output the first part of the page while performing a second ECC function, and to execute the first ECC function over data in a second part of the page in the third buffer level, and to output the second part while performing the second ECC function.Type: GrantFiled: September 24, 2019Date of Patent: March 23, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ji-Yu Hung, Shuo-Nan Hung
-
Publication number: 20210082521Abstract: The disclosed technology teaches a memory device with memory cells, each with a sense circuit with an input node in current flow communication, a BLC transistor, a transfer transistor, a current source transistor, and an output circuit to generate data based on a voltage on the sensing node. Also disclosed is a sensing sequence in which control circuits apply BLC voltage to the BLC transistor, transfer voltage to the transfer transistor and current control voltage to the current source transistor to provide a charging current to the BL, and to adjust the current control voltage to provide a keeping current on the BL from the current source transistor, and to apply a read voltage to a selected memory cell on the bit line. Additionally included is applying a timing signal to the output circuit to generate the data based on a voltage on the sensing node.Type: ApplicationFiled: November 30, 2020Publication date: March 18, 2021Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Ji-Yu HUNG
-
Patent number: 10885986Abstract: The disclosed technology teaches a memory device with memory cells, each with a sense circuit with an input node in current flow communication, a BLC transistor, a transfer transistor, a current source transistor, and an output circuit to generate data based on a voltage on the sensing node. Also disclosed is a sensing sequence in which control circuits apply BLC voltage to the BLC transistor, transfer voltage to the transfer transistor and current control voltage to the current source transistor to provide a charging current to the BL, and to adjust the current control voltage to provide a keeping current on the BL from the current source transistor, and to apply a read voltage to a selected memory cell on the bit line. Additionally included is applying a timing signal to the output circuit to generate the data based on a voltage on the sensing node.Type: GrantFiled: February 15, 2019Date of Patent: January 5, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Ji-Yu Hung
-
Publication number: 20200265898Abstract: The disclosed technology teaches a memory device with memory cells, each with a sense circuit with an input node in current flow communication, a BLC transistor, a transfer transistor, a current source transistor, and an output circuit to generate data based on a voltage on the sensing node. Also disclosed is a sensing sequence in which control circuits apply BLC voltage to the BLC transistor, transfer voltage to the transfer transistor and current control voltage to the current source transistor to provide a charging current to the BL, and to adjust the current control voltage to provide a keeping current on the BL from the current source transistor, and to apply a read voltage to a selected memory cell on the bit line. Additionally included is applying a timing signal to the output circuit to generate the data based on a voltage on the sensing node.Type: ApplicationFiled: February 15, 2019Publication date: August 20, 2020Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Ji-Yu HUNG
-
Patent number: 9887011Abstract: A memory device includes a memory array and bit lines coupled to the memory array. A voltage source is included for supplying a voltage used during a charging operation. Bit line clamp transistors, such as bit line clamp transistors, are coupled to the voltage source, and configured to regulate current on the corresponding bit lines in response to a bit line control signal. A control circuit generates the bit line control signal in response to a feedback signal. A feedback circuit is provided that is coupled to the voltage source and produces the feedback signal. The feedback circuit senses load of the bit lines being charged. The load of the bit lines being charged can be sensed by sensing the magnitude of the current from the voltage source during the charging operation.Type: GrantFiled: February 6, 2017Date of Patent: February 6, 2018Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Ji-Yu Hung
-
Patent number: 9881677Abstract: A sensing amplifier includes a first bit line driver, a second bit line driver and a third bit line driver. The first bit line driver sets a first bit line for a fast-pass-write (FPW) operation. The second bit line driver sets a second bit line for a first operation rather than the FPW operation. The third bit line driver sets a third bit line for a second operation rather than the FPW operation. The first bit line is arranged between the second bit line and the third bit line, and the second bit line driver and the third bit line driver respectively adjust voltage statuses of the second bit line and the third bit line to rise a voltage level of the first bit line by a compensated level.Type: GrantFiled: April 26, 2017Date of Patent: January 30, 2018Assignee: MACRONIX International Co., Ltd.Inventors: Ji-Yu Hung, Kai-Hsiang Chiang
-
Patent number: 9153328Abstract: A page buffer circuit is coupled to a bit line of a memory array. The page buffer circuit includes a latch storing different data during different phases of a multi-phase program operation. A preparation phase is after the program phase and after the program verify phase of the present multi-phase program operation. For the preparation phase, the control circuitry causes the latch to store the preparation data indicating whether to program the memory cell in a subsequent multi-phase program operation following the present multi-phase program operation. Results of the program verify phase, and contents of the latch at a start of the present multi-phase program operation, are sufficient to determine the preparation data.Type: GrantFiled: June 30, 2014Date of Patent: October 6, 2015Assignee: Macronix International Co., Ltd.Inventor: Ji-Yu Hung
-
Patent number: 9136006Abstract: A method is provided for sensing data in a memory device. The memory device includes a block of memory cells coupled to a plurality of bit lines. The method includes precharging the plurality of bit lines to a first level VPRE. The method includes enabling current flow through selected memory cells on the plurality of bit lines to a reference line or to reference lines coupled to a reference voltage. The method includes preventing a voltage change as a result of the current flow on the bit lines from causing a bit line voltage to pass outside a range between the first level and a second level VKEEP, where the second level is lower than the first level and higher than the reference voltage. The method includes sensing data in the selected memory cells.Type: GrantFiled: July 19, 2013Date of Patent: September 15, 2015Assignee: Macronix International Co., Ltd.Inventors: Shuo-Nan Hung, Ji-Yu Hung
-
Publication number: 20140313830Abstract: A page buffer circuit is coupled to a bit line of a memory array. The page buffer circuit includes a latch storing different data during different phases of a multi-phase program operation. A preparation phase is after the program phase and after the program verify phase of the present multi-phase program operation. For the preparation phase, the control circuitry causes the latch to store the preparation data indicating whether to program the memory cell in a subsequent multi-phase program operation following the present multi-phase program operation. Results of the program verify phase, and contents of the latch at a start of the present multi-phase program operation, are sufficient to determine the preparation data.Type: ApplicationFiled: June 30, 2014Publication date: October 23, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Ji-Yu Hung
-
Publication number: 20140254260Abstract: A method is provided for sensing data in a memory device. The memory device includes a block of memory cells coupled to a plurality of bit lines. The method includes precharging the plurality of bit lines to a first level VPRE. The method includes enabling current flow through selected memory cells on the plurality of bit lines to a reference line or to reference lines coupled to a reference voltage. The method includes preventing a voltage change as a result of the current flow on the bit lines from causing a bit line voltage to pass outside a range between the first level and a second level VKEEP, where the second level is lower than the first level and higher than the reference voltage. The method includes sensing data in the selected memory cells.Type: ApplicationFiled: July 19, 2013Publication date: September 11, 2014Inventors: Shuo-Nan Hung, Ji-Yu Hung
-
Patent number: 8792285Abstract: A page buffer circuit is coupled to a bit line of a memory array. The page buffer circuit includes a latch storing different data during different phases of a multi-phase program operation. A preparation phase is after the program phase and after the program verify phase of the present multi-phase program operation. For the preparation phase, the control circuitry causes the latch to store the preparation data indicating whether to program the memory cell in a subsequent multi-phase program operation following the present multi-phase program operation. Results of the program verify phase, and contents of the latch at a start of the present multi-phase program operation, are sufficient to determine the preparation data.Type: GrantFiled: December 2, 2011Date of Patent: July 29, 2014Assignee: Macronix International Co., Ltd.Inventor: Ji-Yu Hung
-
Patent number: 8724390Abstract: Techniques are described herein for compensating for threshold voltage variations among memory cells in an array by applying different bias conditions to selected bit lines. Techniques are also described herein for connecting global bit lines to a variety of levels of memory cells in a 3D array, to provide for minimizing capacitance differences among the global bit lines.Type: GrantFiled: September 26, 2011Date of Patent: May 13, 2014Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Shuo-Nan Hung, Ji-Yu Hung, Shih-Lin Huang, Fu-Tsang Wang
-
Publication number: 20130141977Abstract: A page buffer circuit is coupled to a bit line of a memory array. The page buffer circuit includes a latch storing different data during different phases of a multi-phase program operation. A preparation phase is after the program phase and after the program verify phase of the present multi-phase program operation. For the preparation phase, the control circuitry causes the latch to store the preparation data indicating whether to program the memory cell in a subsequent multi-phase program operation following the present multi-phase program operation. Results of the program verify phase, and contents of the latch at a start of the present multi-phase program operation, are sufficient to determine the preparation data.Type: ApplicationFiled: December 2, 2011Publication date: June 6, 2013Applicant: Macronix International Co., Ltd.Inventor: Ji-Yu Hung
-
Publication number: 20120182804Abstract: Techniques are described herein for compensating for threshold voltage variations among memory cells in an array by applying different bias conditions to selected bit lines. Techniques are also described herein for connecting global bit lines to a variety of levels of memory cells in a 3D array, to provide for minimizing capacitance differences among the global bit lines.Type: ApplicationFiled: September 26, 2011Publication date: July 19, 2012Applicant: Macronix International Co., Ltd.Inventors: CHUN-HSIUNG HUNG, Shuo-Nan Hung, Ji-Yu Hung, Shih-Lin Huang, Fu-Tsang Wang
-
Patent number: 8208332Abstract: A compensation circuit includes a comparator and an emulation circuit. The comparator has a first terminal, and a second terminal for receiving a reference voltage. The emulation circuit is coupled to the first terminal of the comparator. The emulation circuit responses to the temperature, so that the comparator outputs a read timing control signal at a first time spot, or outputs the read timing control signal at a second time spot, the first time spot is later than the second time spot.Type: GrantFiled: August 27, 2010Date of Patent: June 26, 2012Assignee: Macronix International Co., Ltd.Inventors: Wen-Chiao Ho, Ji-Yu Hung, Chun-Hsiung Hung, Shuo-Nan Hung
-
Patent number: 8194462Abstract: A reading method for a multi-level cell (MLC) memory includes the following steps. A number of word line voltages are sequentially provided to an MLC memory cell. A number of bit line voltages corresponding to the word line voltages are sequentially provided to the MLC memory cell. One of the word line voltages is higher than another one of the word line voltages, and one of the bit line voltages corresponding to the one of the word line voltages is lower than another one of the bit line voltages corresponding to the another one of the word line voltages.Type: GrantFiled: August 12, 2011Date of Patent: June 5, 2012Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Ji-Yu Hung
-
Publication number: 20110292728Abstract: A reading method for a multi-level cell (MLC) memory includes the following steps. A number of word line voltages are sequentially provided to an MLC memory cell. A number of bit line voltages corresponding to the word line voltages are sequentially provided to the MLC memory cell. One of the word line voltages is higher than another one of the word line voltages, and one of the bit line voltages corresponding to the one of the word line voltages is lower than another one of the bit line voltages corresponding to the another one of the word line voltages.Type: ApplicationFiled: August 12, 2011Publication date: December 1, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Yi Ho, Ji-Yu Hung