Patents by Inventor Jiali Cao
Jiali Cao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240010476Abstract: Provided is a construction method for a fully prefabricated multi-story concrete plant, the construction method may achieve full coverage of a hoisting operation of the large beam and column prefabricated components of a floor by employing a single intelligent hoisting robot, an angle change of the track devices, an angle change of a moving device, and a self-lifting device. It is not necessary to arrange a transition track at the turn of the installation route, which saves space and installation cost, and overcomes the disadvantage of high cost caused by the traditional prefabricated construction mode of multi-story concrete plant, which needs to arrange a plurality of large hoisting equipment. It may achieve the mechanization and intelligence of the whole construction process of the fully prefabricated multi-story concrete plant.Type: ApplicationFiled: October 25, 2021Publication date: January 11, 2024Inventors: Long WANG, Zhenying CHEN, Wenshen ZHONG, Zhen YU, Jiali CAO, Tao HE, Cheng LI, Yafei ZHANG
-
Publication number: 20230323369Abstract: The present invention belongs to the field of virology, in particular to the field of hepatitis B virus treatment. Provided are a model and a method for screening HBV cccDNA inhibitors. According to the screening model and the method, the detection of a split luciferase is used as an alternative index ofHBV cccDNA detection, and a cccDNA-targeted drug can be screened in high throughput.Type: ApplicationFiled: June 24, 2021Publication date: October 12, 2023Applicants: XIAMEN UNIVERSITY, YANG SHENG TANG COMPANY, LTD.Inventors: Quan YUAN, Jiali CAO, Yali ZHANG, Mingfeng WANG, Jian MA, Tianying ZHANG, Jun ZHANG, Ningshao XIA
-
Publication number: 20230218576Abstract: The present application relates to the field of antiviral treatment of hepatitis B, and specifically relates to the use of a compound represented by formula I in treatment against HBV virus.Type: ApplicationFiled: June 1, 2021Publication date: July 13, 2023Inventors: Tianying ZHANG, Jiali CAO, Tianshu SHI, Jian MA, Shaojuan WANG, Quan YUAN, Jun ZHANG, Ningshao XIA
-
Publication number: 20220120100Abstract: Provided is an accumulative sliding construction method of segmental track-changing for unequal-span structure, which divides the unequal-span structure into at least two sliding sections according to span variation, and a plurality of track segments corresponding to the spans of each sliding section. By providing sliders on the main truss/beam of each sliding section at positions corresponding to the track segments that each main truss/beam need to pass through, the sliding section smoothly passes through the sliding track segments to be in position; in addition, the main truss/beam of each sliding section is provided with temporary lengthening auxiliary structure or divided into an initial-mounted unit and rear-mounted units to allow the main truss/beam of each sliding section to pass through the track segments smoothly and to be in place.Type: ApplicationFiled: March 5, 2020Publication date: April 21, 2022Inventors: Long WANG, Huqing LIANG, Wei WEI, Wuji LAN, Zhenying CHEN, Jianming WEN, Dehui LU, Jiali CAO, Wenjian YE
-
Publication number: 20220110988Abstract: A pseudorabies virus (PRV) or a modified form thereof, or a genome sequence or a cDNA sequence containing the PRV or the modified form thereof, or nucleic acid molecules of a complementary sequence of the cDNA sequence, for treating tumors of subjects and/or reducing or inhibiting tumor recurrence, and for preparation of a pharmaceutical composition used for treating the tumors of the subjects and/or reducing or inhibiting the tumor recurrence. A method for treating tumors and/or reducing or inhibiting tumor recurrence, comprising a step of administering, on a subject having a need, the PRV or the modified form thereof, or nucleic acid molecules of the genome sequence containing the PRV or the modified form thereof.Type: ApplicationFiled: February 1, 2019Publication date: April 14, 2022Applicants: XIAMEN UNIVERSITY, YANG SHENG TANG COMPANY, LTD.Inventors: Yixin CHEN, Guosong WANG, Quan YUAN, Jiali CAO, Lina LIN, Ningshao XIA
-
Patent number: 10312260Abstract: A GaN transistor with polysilicon layers for creating additional components for an integrated circuit and a method for manufacturing the same. The GaN device includes an EPI structure and an insulating material disposed over EPI structure. Furthermore, one or more polysilicon layers are disposed in the insulating material with the polysilicon layers having one or more n-type regions and p-type regions. The device further includes metal interconnects disposed on the insulating material and vias disposed in the insulating material layer that connect source and drain metals to the n-type and p-type regions of the polysilicon layer.Type: GrantFiled: July 20, 2017Date of Patent: June 4, 2019Assignee: Efficient Power Conversion CorporationInventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. de Rooij, Chunhua Zhou, Seshadri Kolluri, Fang-Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Patent number: 9837438Abstract: A GaN transistor with polysilicon layers for creating additional components for an integrated circuit and a method for manufacturing the same. The GaN device includes an EPI structure and an insulating material disposed over EPI structure. Furthermore, one or more polysilicon layers are disposed in the insulating material with the polysilicon layers having one or more n-type regions and p-type regions. The device further includes metal interconnects disposed on the insulating material and vias disposed in the insulating material layer that connect source and drain metals to the n-type and p-type regions of the polysilicon layer.Type: GrantFiled: December 4, 2015Date of Patent: December 5, 2017Assignee: Efficient Power Conversion CorporationInventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. De Rooij, Chunhua Zhou, Seshadri Kolluri, Fang-Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Publication number: 20170330898Abstract: A GaN transistor with polysilicon layers for creating additional components for an integrated circuit and a method for manufacturing the same. The GaN device includes an EPI structure and an insulating material disposed over EPI structure. Furthermore, one or more polysilicon layers are disposed in the insulating material with the polysilicon layers having one or more n-type regions and p-type regions. The device further includes metal interconnects disposed on the insulating material and vias disposed in the insulating material layer that connect source and drain metals to the n-type and p-type regions of the polysilicon layer.Type: ApplicationFiled: July 20, 2017Publication date: November 16, 2017Inventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. de Rooij, Chunhua Zhou, Seshadri Kolluri, Fang-Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Patent number: 9583480Abstract: An integrated circuit having a substrate, a buffer layer formed over the substrate, a barrier layer formed over the buffer layer, and an isolation region that isolates an enhancement mode device from a depletion mode device. The integrated circuit further includes a first gate contact for the enhancement mode device that is disposed in one gate contact recess and a second gate contact for the depletion mode device that is disposed in a second gate contact recess.Type: GrantFiled: December 3, 2015Date of Patent: February 28, 2017Assignee: Efficient Power Conversion CorporationInventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Robert Strittmatter, Guangyuan Zhao, Yanping Ma, Chunhua Zhou, Seshadri Kolluri, Fang-Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Patent number: 9331191Abstract: A GaN transistor with reduced output capacitance and a method form manufacturing the same. The GaN transistor device includes a substrate layer, one or more buffer layer disposed on a substrate layer, a barrier layer disposed on the buffer layers, and a two dimensional electron gas (2DEG) formed at an interface between the barrier layer and the buffer layer. Furthermore, a gate electrode is disposed on the barrier layer and a dielectric layer is disposed on the gate electrode and the barrier layer. The GaN transistor includes one or more isolation regions formed in a portion of the interface between the at least one buffer layer and the barrier layer to remove the 2DEG in order to reduce output capacitance Coss of the GaN transistor.Type: GrantFiled: July 29, 2014Date of Patent: May 3, 2016Assignee: Efficient Power Conversion CorporationInventors: Stephen L. Colino, Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. De Rooji, Chunhua Zhou, Seshadri Kolluri, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Publication number: 20160111416Abstract: An integrated circuit having a substrate, a buffer layer formed over the substrate, a barrier layer formed over the buffer layer, and an isolation region that isolates an enhancement mode device from a depletion mode device. The integrated circuit further includes a first gate contact for the enhancement mode device that is disposed in one gate contact recess and a second gate contact for the depletion mode device that is disposed in a second gate contact recess.Type: ApplicationFiled: December 3, 2015Publication date: April 21, 2016Inventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Robert Strittmatter, Guangyuan Zhao, Yanping Ma, Chunhua Zhou, Seshadri Kolluri, Fang-Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Publication number: 20160086980Abstract: A GaN transistor with polysilicon layers for creating additional components for an integrated circuit and a method for manufacturing the same. The GaN device includes an EPI structure and an insulating material disposed over EPI structure. Furthermore, one or more polysilicon layers are disposed in the insulating material with the polysilicon layers having one or more n-type regions and p-type regions. The device further includes metal interconnects disposed on the insulating material and vias disposed in the insulating material layer that connect source and drain metals to the n-type and p-type regions of the polysilicon layer.Type: ApplicationFiled: December 4, 2015Publication date: March 24, 2016Inventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. De Rooij, Chunhua Zhou, Seshadri Kolluri, Fang-Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Patent number: 9214528Abstract: A method for forming an enhancement mode GaN HFET device with an isolation area that is self-aligned to a contact opening or metal mask window. Advantageously, the method does not require a dedicated isolation mask and the associated process steps, thus reducing manufacturing costs. The method includes providing an EPI structure including a substrate, a buffer layer a GaN layer and a barrier layer. A dielectric layer is formed over the barrier layer and openings are formed in the dielectric layer for device contact openings and an isolation contact opening. A metal layer is then formed over the dielectric layer and a photoresist film is deposited above each of the device contact openings. The metal layer is then etched to form a metal mask window above the isolation contact opening and the barrier and GaN layer are etched at the portion that is exposed by the isolation contact opening in the dielectric layer.Type: GrantFiled: July 2, 2014Date of Patent: December 15, 2015Assignee: Efficient Power Conversion CorporationInventors: Chunhua Zhou, Jianjun Cao, Alexander Lidow, Robert Beach, Alana Nakata, Robert Strittmatter, Guangyuan Zhao, Seshadri Kolluri, Yanping Ma, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao
-
Patent number: 9214399Abstract: An integrated circuit having a substrate, a buffer layer formed over the substrate, a barrier layer formed over the buffer layer, and an isolation region that isolates an enhancement mode device from a depletion mode device. The integrated circuit further includes a first gate contact for the enhancement mode device that is disposed in one gate contact recess and a second gate contact for the depletion mode device that is disposed in a second gate contact recess.Type: GrantFiled: July 30, 2014Date of Patent: December 15, 2015Assignee: Efficient Power Conversion CorporationInventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Robert Strittmatter, Guangyuan Zhao, Yanping Ma, Chunhua Zhou, Seshadri Kolluri, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Patent number: 9214461Abstract: A GaN transistor with polysilicon layers for creating additional components for an integrated circuit. The GaN device includes an EPI structure and an insulating material disposed over EPI structure. Furthermore, one or more polysilicon layers are disposed in the insulating material with the polysilicon layers having one or more n-type regions and p-type regions. The device further includes metal interconnects disposed on the insulating material and vias disposed in the insulating material layer that connect source and drain metals to the n-type and p-type regions of the polysilicon layer.Type: GrantFiled: July 29, 2014Date of Patent: December 15, 2015Assignee: Efficient Power Coversion CorporationInventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. De Rooji, Chunhua Zhou, Seshadri Kolluri, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Patent number: 9171911Abstract: An integrated semiconductor device which includes a substrate layer, a buffer layer formed on the substrate layer, a gallium nitride layer formed on the buffer layer, and a barrier layer formed on the gallium nitride layer. Ohmic contacts for a plurality of transistor devices are formed on the barrier layer. Specifically, a plurality of first ohmic contacts for the first transistor device are formed on a first portion of the surface of the barrier layer, and a plurality of second ohmic contacts for the second transistor device are formed on a second portion of the surface of the barrier layer. In addition, one or more gate structures formed on a third portion of the surface of the barrier between the first and second transistor devices. Preferably, the one or more gate structures and the spaces between the gate structures and the source contacts of the transistor devices collectively form an isolation region that electrically isolates the first transistor device from the second transistor device.Type: GrantFiled: July 2, 2014Date of Patent: October 27, 2015Assignee: Efficient Power Conversion CorporationInventors: Chunhua Zhou, Jianjun Cao, Alexander Lidow, Robert Beach, Alana Nakata, Robert Strittmatter, Guangyuan Zhao, Seshadri Kolluri, Yanping Ma, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao
-
Publication number: 20150034962Abstract: An integrated circuit having a substrate, a buffer layer formed over the substrate, a barrier layer formed over the buffer layer, and an isolation region that isolates an enhancement mode device from a depletion mode device. The integrated circuit further includes a first gate contact for the enhancement mode device that is disposed in one gate contact recess and a second gate contact for the depletion mode device that is disposed in a second gate contact recess.Type: ApplicationFiled: July 30, 2014Publication date: February 5, 2015Inventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Robert Strittmatter, Guangyuan Zhao, Yanping Ma, Chunhua Zhou, Seshadri Kolluri, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Publication number: 20150028384Abstract: A GaN transistor with polysilicon layers for creating additional components for an integrated circuit and a method for manufacturing the same. The GaN device includes an EPI structure and an insulating material disposed over EPI structure. Furthermore, one or more polysilicon layers are disposed in the insulating material with the polysilicon layers having one or more n-type regions and p-type regions. The device further includes metal interconnects disposed on the insulating material and vias disposed in the insulating material layer that connect source and drain metals to the n-type and p-type regions of the polysilicon layer.Type: ApplicationFiled: July 29, 2014Publication date: January 29, 2015Inventors: Jianjun Cao, Robert Beach, Alexander Lidow, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. De Rooji, Chunhua Zhou, Seshadri Kolluri, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Publication number: 20150028390Abstract: A GaN transistor with reduced output capacitance and a method form manufacturing the same. The GaN transistor device includes a substrate layer, one or more buffer layer disposed on a substrate layer, a barrier layer disposed on the buffer layers, and a two dimensional electron gas (2DEG) formed at an interface between the barrier layer and the buffer layer. Furthermore, a gate electrode is disposed on the barrier layer and a dielectric layer is disposed on the gate electrode and the barrier layer. The GaN transistor includes one or more isolation regions formed in a portion of the interface between the at least one buffer layer and the barrier layer to remove the 2DEG in order to reduce output capacitance Coss of the GaN transistor.Type: ApplicationFiled: July 29, 2014Publication date: January 29, 2015Inventors: Stephen L. Colino, Jianjun Cao, Robert Beach, Alexander Lidon, Alana Nakata, Guangyuan Zhao, Yanping Ma, Robert Strittmatter, Michael A. De Rooji, Chunhua Zhou, Seshadri Kolluri, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao, Agus Jauhar
-
Publication number: 20150011057Abstract: A method for forming an enhancement mode GaN HFET device with an isolation area that is self-aligned to a contact opening or metal mask window. Advantageously, the method does not require a dedicated isolation mask and the associated process steps, thus reducing manufacturing costs. The method includes providing an EPI structure including a substrate, a buffer layer a GaN layer and a barrier layer. A dielectric layer is formed over the barrier layer and openings are formed in the dielectric layer for device contact openings and an isolation contact opening. A metal layer is then formed over the dielectric layer and a photoresist film is deposited above each of the device contact openings. The metal layer is then etched to form a metal mask window above the isolation contact opening and the barrier and GaN layer are etched at the portion that is exposed by the isolation contact opening in the dielectric layer.Type: ApplicationFiled: July 2, 2014Publication date: January 8, 2015Inventors: Chunhua Zhou, Jianjun Cao, Alexander Lidow, Robert Beach, Alana Nakata, Robert Strittmatter, Guang Yuan Zhao, Seshadri Kolluri, Yanping Ma, Fang Chang Liu, Ming-Kun Chiang, Jiali Cao