Patents by Inventor Jian-Kuo Shen
Jian-Kuo Shen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6311286Abstract: The invention is directed to a memory controller for use with memory having varying timing characteristics. In particular, the timing characteristics of the various memory devices are determined and used to generate timing signals commensurate with each particular memory device.Type: GrantFiled: June 10, 1994Date of Patent: October 30, 2001Assignee: NEC CorporationInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner
-
Patent number: 6125436Abstract: A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.Type: GrantFiled: May 12, 1997Date of Patent: September 26, 2000Assignee: NEC CorporationInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F. Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner
-
Patent number: 5956522Abstract: A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.Type: GrantFiled: March 16, 1995Date of Patent: September 21, 1999Assignee: Packard Bell NECInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F Joyce, Martin Massucci, Lance T. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner
-
Patent number: 5809340Abstract: Timing calculator means in a computer system are used to adaptively generate an appropriate access signal, to one of a plurality of memory types, based on first and second timing control values, wherein the first timing control value represents information specific to and limited to the start of a memory operation and wherein the second timing control value represents information representing other timing events. That is, the state machine of the present invention requires a distinct starting control value, separate from other timing values, for calculation of appropriate memory access parameters.Type: GrantFiled: August 12, 1997Date of Patent: September 15, 1998Assignee: Packard Bell NECInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F. Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner, William S. Wu, Norman J. Rasmussen, Suresh K. Marisetty, Puthiya K. Nizar
-
Patent number: 5522069Abstract: A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.Type: GrantFiled: June 10, 1994Date of Patent: May 28, 1996Assignee: Zenith Data Systems CorporationInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F. Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner, William S. Wu, Norman J. Rasmussen, Suresh K. Marisetty, Puthiya K. Nizar
-
Patent number: 5517648Abstract: A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.Type: GrantFiled: March 16, 1995Date of Patent: May 14, 1996Assignee: Zenith Data Systems CorporationInventors: James F. Bertone, Bruno DiPlacido, Jr., Thomas F. Joyce, Martin Massucci, Lance J. McNally, Thomas L. Murray, Jr., Chester M. Nibby, Jr., Michelle A. Pence, Marc Sanfacon, Jian-Kuo Shen, Jeffrey S. Somers, G. Lewis Steiner
-
Patent number: 5197133Abstract: The decoding of certain instructions cause an instruction unit of a production line data processing system to stall. Instructions still in the production line are executed, but no new instructions are sent into the production line until the instruction that caused the stall condition is executed. The execution of the instruction that caused the stall is completed by an execution unit taking over control of an address unit.Type: GrantFiled: December 19, 1988Date of Patent: March 23, 1993Assignee: Bull HN Information Systems Inc.Inventors: Jian-Kuo Shen, Richard P. Kelly, Robert V. Ledoux, Deborah K. Staplin
-
Patent number: 5193181Abstract: The pipelined central processing system (CSS) units of a multiprocessor system are tightly coupled to connect in common to a system bus for sharing main memory and input/output controllers/devices. The CSS includes several circuit boards for the different VLSI circuit chip pipelined stages and associated control circuits in addition to the bus interface unit (BIU) circuits. Each board includes one or more unusual event (UEV) detector circuits for signaling when the behavior of a stage is abnormal. The UEV fault signals from each board are collected by the BIU board. When a UEV fault is detected, the BIU board circuits prevent any further communications with the system bus and broadcasts the UEV fault signal to the other boards causing the different pipelined stages to emulate the completion of the instructions within the pipeline thereby flushing it. It is thereafter placed in a nonpipelined mode.Type: GrantFiled: October 5, 1990Date of Patent: March 9, 1993Assignee: Bull HN Information Systems Inc.Inventors: George J. Barlow, James W. Keeley, Richard A. Lemay, Jian-Kuo Shen, Robert V. Ledoux, deceased, Thomas F. Joyce, Richard P. Kelly, Robert C. Miller
-
Patent number: 5150468Abstract: A pipelined processing unit which includes an instruction unit stage containing logic management apparatus for processing a set of complex instructions. The logic management apparatus includes state control circuits which produce a series or sequence of control states used in tracking the different types of instructions of the complex instruction set being processed. Different ones of the states are used for different types of instructions so as to enable the different pipeline stages to operate both independently and jointly to complete the execution of different instructions of the complex instruction set.Type: GrantFiled: June 30, 1989Date of Patent: September 22, 1992Assignee: Bull HN Information Systems Inc.Inventors: Deborah K. Staplin, Jian-Kuo Shen
-
Patent number: 5148530Abstract: In a data processing system using a virtual memory adressing scheme, certain software instructions call for the virtual address to be stored in a base register. The virtual address stored in the base register is incremented or decremented during the read out cycle of the previous operand to address the next operand. If the operand is not in physical memory, then the contents of the base register is restored to its original value.Type: GrantFiled: September 6, 1989Date of Patent: September 15, 1992Assignee: Bull HN Information Systems Inc.Inventors: Thomas F. Joyce, Richard P. Kelly, Jian-Kuo Shen
-
Patent number: 5073855Abstract: A pipelined processing unit includes an instruction unit stage containing resource conflict apparatus for detecting and resolving conflicts in the use of register and indicator resources during the different phases of instruction execution. The instruction unit includes a plurality of resource registers corresponding in number to the number of instructions which can be processed concurrently by the processing unit. Decode circuits in response to each new instruction received by the instruction unit generate one or more sets of bit indication signals designating those resources required by the specific pipeline stage(s) executing the instruction for completing the execution of the instruction which are shared by those stages capable of completing the execution of instructions.Type: GrantFiled: June 30, 1989Date of Patent: December 17, 1991Assignee: Bull HN Information Systems Inc.Inventors: Deborah K. Staplin, Jian-Kuo Shen, Ming-Tzer Miu
-
Patent number: 4980819Abstract: A separate register file memory is included in at least two units of a pipelined processor which are located on separate integrated circuit chips. The register file memories of the units are interconnected so as to share certain input data register stages to enable updating to take place within a minimum of time. Each unit has a microprogrammed control unit which automatically provides update commands during the unit's cycles of operation. The signals from each microprogrammed control unit are applied to both register file memories enabling both memories to be updated during successive cycles of operation and thereby function collectively as one unit. This ensures that both units have access to the same most recently updated user visible information enabling both units to complete the execution of different instructions entering pipeline.Type: GrantFiled: December 19, 1988Date of Patent: December 25, 1990Assignee: Bull HN Information Systems Inc.Inventors: David E. Cushing, Richard P. Kelly, Robert V. Ledoux, Jian-Kuo Shen
-
Patent number: 4942547Abstract: A data processing system includes the functionality of a commercial instruction processor, a scientific instruction processor and a basic instruction processor integrated into a single semiconductor logic element.Type: GrantFiled: December 7, 1987Date of Patent: July 17, 1990Assignee: Honeywell Bull, Inc.Inventors: Thomas F. Joyce, Richard P. Kelly, Jian-Kuo Shen, Michel M. Raguin
-
Patent number: 4933909Abstract: A dual port read/write register file memory includes means for performing a read/modify write cycle of operation within a single system cycle of operation. The register file memory is constructed from one to more (RAM) addressable multibit storage arrays organized to form a dual read port, single write port RAM. Additionally, the register file includes a plurality of clocked input registers arranged in pairs for storing command, address and data signals for two write ports. The different pairs of registers are connected as inputs to a first set of multiplexer circuits whose outputs connect to the write control signal, address and data inputs of the single write port. The single write port of the register file memory is enabled for writing twice during each cycle. This allows data clocked into the input registers during the previous cycle to be written sequentially into the register file storage locations.Type: GrantFiled: December 19, 1988Date of Patent: June 12, 1990Assignee: Bull HN Information Systems Inc.Inventors: David E. Cushing, Romeo Kharileh, Jian-Kuo Shen, Ming-Tzer Miu
-
Patent number: 4916601Abstract: A firmware controlled microprocessor plugged into a printed circuit board received firmware signals from a control store mounted on the printed circuit board. The number of pins required for transferring firmware signals is reduced by time sharing pins with firmware signal required for the full cycle of operation and firmware signal required only during the second half of the cycle of operation.Type: GrantFiled: December 19, 1988Date of Patent: April 10, 1990Assignee: Bull HN Information Systems Inc.Inventors: Richard P. Kelly, Jian-Kuo Shen, Robert V. Ledoux, Chester M. Nibby, Jr.
-
Patent number: 4901222Abstract: In a data processing system using a virtual memory addressing scheme, certain software instructions call for the virtual address to be stored in a base register. The virtual address stored in the base register is incremented or decremented during the read out cycle of the previous operand to address the next operand. If the operand is not in physical memory, then the contents of the base register is restored to its original value. This invention minimizes the amount of logic required to back out of a software instruction after execution has begun and is faster than checking if all resources are present before any state change is made during the execution of a software instruction.Type: GrantFiled: May 19, 1987Date of Patent: February 13, 1990Assignee: Bull NH Information Systems Inc.Inventors: Thomas F. Joyce, Richard P. Kelly, Jian-Kuo Shen
-
Patent number: 4785398Abstract: A multiprocessor computer system includes a main memory and a plurality of central processing units (CPU's) which are connected to share main memory via a common bus network. Each CPU has instruction and data cache units, each organized on a page basis for complete operating compatibility with user processes. Each cache unit includes a number of content addressable memories (CAM's) and directly addressable memories (RAM's) organized to combine associative and direct mapping of data or instructions on a page basis. An input CAM in response to a CPU address provides a cache address which includes a page level number for identifying where all of the required information resides in the other memories for processing requests relating to the page. This organization permits the processing of either virtual or physical addresses with improved speed and reduced complexity and the ability to detect and eliminate both consistency and synonym problems.Type: GrantFiled: December 19, 1985Date of Patent: November 15, 1988Assignee: Honeywell Bull Inc.Inventors: Thomas F. Joyce, Ming T. Miu, Jian-Kuo Shen, Forrest M. Phillips
-
Patent number: 4783735Abstract: A least recently used replacement level generator is constructed to include n number of register stages connected in tandem. A comparison circuit associated with each stage except the last stage compare the contents of that stage with an input level value which is to be loaded into the input stage. In the absence of an identical comparison, each stage generates a shift enable signal which is passed on to the next succeeding stage. An identical comparison inhibits the generation of the shift enable signal. Therefore, when a clock signal is applied to the device, register stages, in the presence of a control signal, cause the input level to be loaded into the input stage while the level contents of the register stages are simultaneously shifted through successive stages including the register stage whose contents are identical to the input level under the control of the shift enable signal.Type: GrantFiled: December 19, 1985Date of Patent: November 8, 1988Assignee: Honeywell Bull Inc.Inventors: Ming T. Miu, Thomas F. Joyce, Jian-Kuo Shen, Forrest M. Phillips
-
Patent number: 4495571Abstract: A data processing system which includes a central processing unit coupled over a common bus with a plurality of input/output controllers (IOCs) and main memory includes apparatus which allows an IOC to signal the CPU to wait and retry the current I/O instruction. Other apparatus is provided which enables the CPU to continually retry the I/O instruction until the IOC accepts or rejects the I/O instruction and which further allows the CPU to suspend the retrying of the I/O instruction and to process interrupt requests and data transfer requests from any one of the plurality of IOCs. After processing the interrupt or data transfer request, system control is returned to retrying the I/O instruction.Type: GrantFiled: January 15, 1982Date of Patent: January 22, 1985Assignee: Honeywell Information Systems Inc.Inventors: Theodore R. Staplin, Jr., John J. Bradley, Richard L. King, Robert C. Miller, Ming T. Miu, Jian-Kuo Shen
-
Patent number: 4484271Abstract: A hardware interrupt apparatus for assigning the microprogrammed control system to the highest priority hardware interrupt requesting service. In a microprogrammed control system having at least one hardware interrupt, the presence of a hardware interrupt request will cause the interruption of the currently executing microprogram at the end of the current microinstruction. The address of the next microinstruction in the interrupted microprogram is saved in a hardware interrupt return address register and the next microinstruction address is generated as a function of the particular hardware interrupt to be serviced. A microprogram dedicated to servicing the particular hardware interrupt is then entered at the hardware interrupt generated next microinstruction address. Logic is provided within each microinstruction to inhibit hardware interrupts.Type: GrantFiled: June 28, 1982Date of Patent: November 20, 1984Assignee: Honeywell Information Systems Inc.Inventors: Ming T. Miu, John J. Bradley, Jian-Kuo Shen