Patents by Inventor Jian Miremadi

Jian Miremadi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11927436
    Abstract: Example implementations relate to an inspection method for training a measurement machine to accurately measure side joint lengths and detecting a defect among a plurality of solder joints. The method includes receiving a first data representing the side joint lengths of the plurality of solder joints measured by a first measurement machine and a second data representing the side joint lengths measured by a second measurement machine. Further, the method includes determining a correlation value based on a statistical analysis of a relationship between the first data and the second data. The method further includes updating an algorithm used by the first measurement machine to measure the side joint lengths, based on the correlation value to reduce deviation between the first data and the second data. Later, the updated algorithm is used as a dimensional metrology in the first measurement machine for detecting the defect in the solder joints.
    Type: Grant
    Filed: August 17, 2021
    Date of Patent: March 12, 2024
    Assignee: Hewlett Packard Enterprise Development LP
    Inventors: Jaime E. Llinas, Saravanan Rathakrishnan, Yanyan Xia, ZeLin Wu, Yanli Li, JunHui Li, Jian Miremadi
  • Patent number: 11705652
    Abstract: Apparatus including an elongated body to couple with a surface mount connector to reduce or prevent deformation of the surface mount connector during soldering of the surface mount connector to a substrate, the surface mount connector including a connector housing having a first end portion and a second end portion. In one implementation, the elongated body may include: a first body end portion forming a first tab insertable into a first portion of a socket defined by the first housing end portion; and a second body end portion forming a second tab insertable into a second portion of the socket defined by the second housing end portion.
    Type: Grant
    Filed: October 27, 2020
    Date of Patent: July 18, 2023
    Assignee: Hewlett Packard Enterprise Development LP
    Inventors: Jian Miremadi, David A. Moore, John Norton, Eduardo F. Velazquez
  • Publication number: 20230059410
    Abstract: Example implementations relate to an inspection method for training a measurement machine to accurately measure side joint lengths and detecting a defect among a plurality of solder joints. The method includes receiving a first data representing the side joint lengths of the plurality of solder joints measured by a first measurement machine and a second data representing the side joint lengths measured by a second measurement machine. Further, the method includes determining a correlation value based on a statistical analysis of a relationship between the first data and the second data. The method further includes updating an algorithm used by the first measurement machine to measure the side joint lengths, based on the correlation value to reduce deviation between the first data and the second data. Later, the updated algorithm is used as a dimensional metrology in the first measurement machine for detecting the defect in the solder joints.
    Type: Application
    Filed: August 17, 2021
    Publication date: February 23, 2023
    Inventors: Jaime E. Llinas, Saravanan Rathakrishnan, Yanyan Xia, ZeLin Wu, Yanli Li, JunHui Li, Jian Miremadi
  • Publication number: 20210044039
    Abstract: Apparatus including an elongated body to couple with a surface mount connector to reduce or prevent deformation of the surface mount connector during soldering of the surface mount connector to a substrate, the surface mount connector including a connector housing having a first end portion and a second end portion. In one implementation, the elongated body may include: a first body end portion forming a first tab insertable into a first portion of a socket defined by the first housing end portion; and a second body end portion forming a second tab insertable into a second portion of the socket defined by the second housing end portion.
    Type: Application
    Filed: October 27, 2020
    Publication date: February 11, 2021
    Inventors: Jian Miremadi, David A. Moore, John Norton, Eduardo F. Velazquez
  • Patent number: 10833438
    Abstract: Apparatus including an elongated body to couple with a surface mount connector to reduce or prevent deformation of the surface mount connector during soldering of the surface mount connector to a substrate, the surface mount connector including a connector housing having a first end portion and a second end portion. In one implementation, the elongated body may include: a first body end portion forming a first tab insertable into a first portion of a socket defined by the first housing end portion; and a second body end portion forming a second tab insertable into a second portion of the socket defined by the second housing end portion.
    Type: Grant
    Filed: May 1, 2019
    Date of Patent: November 10, 2020
    Assignee: Hewlett Packard Enterprise Development LP
    Inventors: Jian Miremadi, David A. Moore, John Norton, Eduardo F. Velazquez
  • Publication number: 20200350714
    Abstract: Apparatus including an elongated body to couple with a surface mount connector to reduce or prevent deformation of the surface mount connector during soldering of the surface mount connector to a substrate, the surface mount connector including a connector housing having a first end portion and a second end portion. In one implementation, the elongated body may include: a first body end portion forming a first tab insertable into a first portion of a socket defined by the first housing end portion; and a second body end portion forming a second tab insertable into a second portion of the socket defined by the second housing end portion.
    Type: Application
    Filed: May 1, 2019
    Publication date: November 5, 2020
    Inventors: Jian Miremadi, David A. Moore, John Norton, Eduardo F. Velazquez
  • Patent number: 5889332
    Abstract: A chip-scale packaged integrated circuit and fabrication method are disclosed in which a semiconductor die and a rigid carrier of substantially identical geometric shape and size are aligned to form a packaged IC in which the die and carrier have a substantially 1:1 area ratio. A narrow gap between the die and carrier is bridged by the contact interconnections. An underfill material filling the gap and bonded to the die and carrier faces to relieve thermal expansion mismatch stresses. A fillet on one or more sides of the package is generally T-shaped in cross-section and nearly flat to the aligned side faces of the die and carrier. A fixture to facilitate fabrication of the package has a cavity with beveled sidewalls and seal which hold the die and carrier and form a narrow trough along the gap to receive and hold the underfill material adjacent the gap. The seal and cavity sidewalls have a surface to which the underfill material is nonadherent.
    Type: Grant
    Filed: February 21, 1997
    Date of Patent: March 30, 1999
    Assignee: Hewlett-Packard Company
    Inventors: Robert M. Lawson, Jian Miremadi
  • Patent number: 5854507
    Abstract: This disclosure provides a multiple chip assembly where multiple chips are stacked on top of one another using relatively low melting temperature solder balls. Preferably, the chips (either packages or flip chip attachment) are each mounted to a substrate which is larger in lateral surface area than the associated chip. Each substrate thus has a free area, not masked by the chip, which is utilized to mount a vertically-adjacent substrate. Within this free area, solder balls connect the substrates to provide for vertical logic bus propagation through the assembly and vertical heat dissipation. The solder balls are made to have a relatively low melting temperature, permitting interconnection between chip/substrate layers without affecting connection between chip and substrate or with an intervening carrier.
    Type: Grant
    Filed: July 21, 1998
    Date of Patent: December 29, 1998
    Assignee: Hewlett-Packard Company
    Inventors: Jian Miremadi, Marc P. Schuyler