Patents by Inventor Jian Ru Lin
Jian Ru Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180062377Abstract: A power supply device includes a power supply circuit, a detection circuit, and a control circuit. The power supply circuit is configured to output a supply voltage. The detection circuit is configured to sequentially provide a first predetermined resistance and a second predetermined resistance according to a plurality of switching signals, in order to operate with an electronic device and the supply voltage to sequentially obtain a first detection voltage and a second detection voltage. The control circuit is configured to generate the switching signals, and determine a load resistance of the electronic device according to the first detection voltage and the second detection voltage. The control circuit is further configured to determine whether the load resistance is within a predetermined resistance range, and the power supply circuit is further configured to drive the electronic device if the load resistance is within the predetermined resistance range.Type: ApplicationFiled: May 1, 2017Publication date: March 1, 2018Inventors: Chien-Sheng CHEN, Jian-Ru LIN, Chih-Cheng LIN, Rui WANG
-
Patent number: 9755582Abstract: A switch circuit comprising: a plurality of switches; a switching module; and a capacitor, having a first terminal and a second terminal, wherein the first terminal is coupled to a predetermined voltage, and the second terminal is coupled to a control terminal of at least the switch in a conductive mode via the switching module, to thereby control a conductive state for the at least one switch.Type: GrantFiled: July 29, 2012Date of Patent: September 5, 2017Assignee: Realtek Semiconductor Corp.Inventors: Jian-Ru Lin, Shin-Syong Huang
-
Patent number: 9570982Abstract: A pulse generation circuit, for outputting a pulse signal at an output terminal, comprises a PMOS, an NMOS and a logic circuit. The PMOS has a source coupled to a first reference voltage level, a drain coupled to the output terminal, and a gate coupled to a first gate control signal. The NMOS has a source coupled to a second reference voltage level, a drain coupled to the output terminal, and a gate coupled to a second gate control signal. The logic circuit generates the first gate control signal according to a control signal and a first logic signal, relating to the second gate control signal and a delay signal of the second gate control signal, and generates the second gate control signal according to the control signal and a second logic signal, relating to the first gate control signal and a delay signal of the first control signal.Type: GrantFiled: February 11, 2015Date of Patent: February 14, 2017Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Jian-Ru Lin, Shih-Chieh Chen, Chih-Cheng Lin, Shih-Cheng Wang
-
Patent number: 9520842Abstract: A transmission line driver circuit includes: a transmission line driving amplifier having a first transmission terminal and a second transmission terminal; a first signal node; a second signal node; a first adjustable resistor positioned between the first transmission terminal and the first signal node; a second adjustable resistor positioned between the second transmission terminal and the second signal node; an internal node; a first divider resistor positioned between the first signal node and the internal node; a second divider resistor positioned between the second signal node and the internal node; a comparing circuit for comparing a divided voltage at the internal node with a reference voltage to generate a comparison signal; and an adjusting circuit for adjusting resistance of at least one of the first and second adjustable resistors according to the comparison signal.Type: GrantFiled: September 1, 2015Date of Patent: December 13, 2016Assignee: REALTEK SEMICONDUCOR CORP.Inventors: Chao-Cheng Lee, Jian-Ru Lin, Chien-Ming Wu, Shih-Wei Wang
-
Patent number: 9501088Abstract: The present invention discloses a clock generator comprising: an oscillator operable to generate a reference clock; a multi-phase clock generating circuit operable to generate a plurality of output clocks of the same frequency but different phases according to the reference clock and stop or start outputting the output clocks according to a power control signal; a sequential clock gating circuit operable to sequentially stop or start outputting a plurality of gated clocks according to a gate control signal and maintain an output cycle number relation between the gated clocks even though the multi-phase clock generating circuit stops and then starts outputting the output clocks; and a clock operation control circuit operable to provide the power control signal and the gate control signal.Type: GrantFiled: May 22, 2015Date of Patent: November 22, 2016Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chih-Jung Chiang, Shun-Te Tseng, Kai-Yin Liu, Jian-Ru Lin
-
Patent number: 9473128Abstract: A pulse generation circuit for outputting a pulse signal at an output terminal, including: a PMOS, an NMOS, and a logic circuit. The PMOS has a source coupled to a first reference voltage level, a drain coupled to the output terminal, and a gate that receives a first gate control signal. The NMOS has a source coupled to a second reference voltage level, a drain coupled to the output terminal, and a gate that receives a second gate control signal. The logic circuit generates the first gate control signal according to a control signal and a first delay signal and generates the second gate control signal according to the control signal and a second delay signal. The first delay signal is relevant to the second gate control signal and the control signal. The second delay signal is relevant to the first gate control signal and the control signal.Type: GrantFiled: February 12, 2015Date of Patent: October 18, 2016Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Shih-Cheng Wang, Shih-Chieh Chen, Jian-Ru Lin, Chih-Cheng Lin
-
Patent number: 9391583Abstract: A transmission line driver circuit includes: a transmission line driving amplifier having a first transmission terminal and a second transmission terminal; a first signal node; a second signal node; a first adjustable resistor positioned between the first transmission terminal and the first signal node; a second adjustable resistor positioned between the second transmission terminal and the second signal node; a first voltage difference generating circuit coupled with two terminals of the first adjustable resistor to generate a first voltage difference value; a second voltage difference generating circuit coupled with two terminals of the second adjustable resistor to generate a second voltage difference value; sample-and-hold circuits for generating sampled signals according to the first voltage difference value and the second voltage difference value; a comparing circuit for comparing the sampled signals; and an adjusting circuit for adjusting resistance of the first and/or second adjustable resistors accorType: GrantFiled: September 1, 2015Date of Patent: July 12, 2016Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chao-Cheng Lee, Jian-Ru Lin, Shih-Wei Wang, Guan-Hong Ke
-
Patent number: 9312912Abstract: This invention discloses a signal transmitting and receiving circuit of a digital subscriber line used for transmitting an output signal to a telecommunication loop or receiving an input signal from the telecommunication loop. The signal transmitting and receiving circuit comprises a transformer, which is coupled to the telecommunication loop; a signal transmitting module, which is coupled to the transformer, for generating the output signal; a signal receiving module, which is coupled to the transformer, for processing the input signal; an echo cancelling circuit, comprising passive components and having two ends, one of which is coupled to the signal transmitting module and the transformer, the other is coupled to the signal receiving module and the transformer. The output signal is transmitted to the telecommunication loop via the electromagnetic coupling of the transformer, and the input signal is received by the signal receiving module by the electromagnetic coupling of the transformer.Type: GrantFiled: June 26, 2014Date of Patent: April 12, 2016Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yung-Tai Chen, Cheng-Hsien Li, Hung-Chen Chu, Jian-Ru Lin
-
Publication number: 20160099689Abstract: A transmission line driver circuit includes: a transmission line driving amplifier having a first transmission terminal and a second transmission terminal; a first signal node; a second signal node; a first adjustable resistor positioned between the first transmission terminal and the first signal node; a second adjustable resistor positioned between the second transmission terminal and the second signal node; an internal node; a first divider resistor positioned between the first signal node and the internal node; a second divider resistor positioned between the second signal node and the internal node; a comparing circuit for comparing a divided voltage at the internal node with a reference voltage to generate a comparison signal; and an adjusting circuit for adjusting resistance of at least one of the first and second adjustable resistors according to the comparison signal.Type: ApplicationFiled: September 1, 2015Publication date: April 7, 2016Applicant: Realtek Semiconductor Corp.Inventors: Chao-Cheng LEE, Jian-Ru LIN, Chien-Ming WU, Shih-Wei WANG
-
Publication number: 20160094196Abstract: A transmission line driver circuit includes: a transmission line driving amplifier having a first transmission terminal and a second transmission terminal; a first signal node; a second signal node; a first adjustable resistor positioned between the first transmission terminal and the first signal node; a second adjustable resistor positioned between the second transmission terminal and the second signal node; a first voltage difference generating circuit coupled with two terminals of the first adjustable resistor to generate a first voltage difference value; a second voltage difference generating circuit coupled with two terminals of the second adjustable resistor to generate a second voltage difference value; sample-and-hold circuits for generating sampled signals according to the first voltage difference value and the second voltage difference value; a comparing circuit for comparing the sampled signals; and an adjusting circuit for adjusting resistance of the first and/or second adjustable resistors accorType: ApplicationFiled: September 1, 2015Publication date: March 31, 2016Applicant: Realtek Semiconductor Corp.Inventors: Chao-Cheng LEE, Jian-Ru LIN, Shih-Wei WANG, Guan-Hong KE
-
Publication number: 20160004273Abstract: The present invention discloses a clock generator comprising: an oscillator operable to generate a reference clock; a multi-phase clock generating circuit operable to generate a plurality of output clocks of the same frequency but different phases according to the reference clock and stop or start outputting the output clocks according to a power control signal; a sequential clock gating circuit operable to sequentially stop or start outputting a plurality of gated clocks according to a gate control signal and maintain an output cycle number relation between the gated clocks even though the multi-phase clock generating circuit stops and then starts outputting the output clocks; and a clock operation control circuit operable to provide the power control signal and the gate control signal.Type: ApplicationFiled: May 22, 2015Publication date: January 7, 2016Inventors: CHIH-JUNG CHIANG, SHUN-TE TSENG, KAI-YIN LIU, JIAN-RU LIN
-
Publication number: 20150256075Abstract: A pulse generation circuit, for outputting a pulse signal at an output terminal, comprises a PMOS, an NMOS and a logic circuit. The PMOS has a source coupled to a first reference voltage level, a drain coupled to the output terminal, and a gate coupled to a first gate control signal. The NMOS has a source coupled to a second reference voltage level, a drain coupled to the output terminal, and a gate coupled to a second gate control signal. The logic circuit generates the first gate control signal according to a control signal and a first logic signal, relating to the second gate control signal and a delay signal of the second gate control signal, and generates the second gate control signal according to the control signal and a second logic signal, relating to the first gate control signal and a delay signal of the first control signal.Type: ApplicationFiled: February 11, 2015Publication date: September 10, 2015Inventors: Jian-Ru LIN, Shih-Chieh CHEN, Chih-Cheng LIN, Shih-Cheng WANG
-
Publication number: 20150256076Abstract: A pulse generation circuit for outputting a pulse signal at an output terminal, including: a PMOS, an NMOS, and a logic circuit. The PMOS has a source coupled to a first reference voltage level, a drain coupled to the output terminal, and a gate that receives a first gate control signal. The NMOS has a source coupled to a second reference voltage level, a drain coupled to the output terminal, and a gate that receives a second gate control signal. The logic circuit generates the first gate control signal according to a control signal and a first delay signal and generates the second gate control signal according to the control signal and a second delay signal. The first delay signal is relevant to the second gate control signal and the control signal. The second delay signal is relevant to the first gate control signal and the control signal.Type: ApplicationFiled: February 12, 2015Publication date: September 10, 2015Inventors: Shih-Cheng WANG, Shih-Chieh CHEN, Jian-Ru LIN, Chih-Cheng LIN
-
Patent number: 9059708Abstract: A signal generating apparatus, for generating a power-on-reset signal, including a bias circuit and a power-on-reset signal generating circuit is disclosed. The bias circuit is for generating an output bias voltage, and includes at least one bipolar junction transistor (BJT), wherein a base terminal of the BJT is coupled to a collector terminal of the BJT, and the output bias voltage is related to an emitter-to-base voltage of the BJT. The power-on-reset signal generating circuit is coupled to the bias circuit, and is for generating a duplicated voltage by duplicating the output bias voltage, wherein the power-on-reset signal is generated according to the duplicated voltage.Type: GrantFiled: July 15, 2014Date of Patent: June 16, 2015Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chih-Cheng Lin, Jian-Ru Lin, Che-Wei Chang
-
Patent number: 9018974Abstract: An impedance calibration device includes: a variable impedance, an operational unit, an analog-digital converter, and a controller. The operational unit receives a first analog signal and a second analog signal, and performs a difference operation to generate an output voltage. The analog-digital converter generates an adjustment code according to the output voltage. The controller is coupled to the analog-digital converter and the variable impedance, and adjusts a resistance value of the variable impedance according to the adjustment code.Type: GrantFiled: February 11, 2013Date of Patent: April 28, 2015Assignee: Realtek Semiconductor Corp.Inventors: Che-Wei Chang, Cheng-Pang Chan, Jian-Ru Lin
-
Publication number: 20150103986Abstract: This invention discloses a signal transmitting and receiving circuit of a digital subscriber line used for transmitting an output signal to a telecommunication loop or receiving an input signal from the telecommunication loop. The signal transmitting and receiving circuit comprises a transformer, which is coupled to the telecommunication loop; a signal transmitting module, which is coupled to the transformer, for generating the output signal; a signal receiving module, which is coupled to the transformer, for processing the input signal; an echo cancelling circuit, comprising passive components and having two ends, one of which is coupled to the signal transmitting module and the transformer, the other is coupled to the signal receiving module and the transformer. The output signal is transmitted to the telecommunication loop via the electromagnetic coupling of the transformer, and the input signal is received by the signal receiving module by the electromagnetic coupling of the transformer.Type: ApplicationFiled: June 26, 2014Publication date: April 16, 2015Inventors: YUNG-TAI CHEN, CHENG-HSIEN LI, HUNG-CHEN CHU, JIAN-RU LIN
-
Patent number: 8922405Abstract: A successive approximation register analog-to-digital converter and a conversion time calibration method thereof are provided. The successive approximation register analog-to-digital converter includes a conversion circuit and a conversion time calibration apparatus. The conversion circuit has a conversion time under a process, voltage, and temperature (PVT) variation. The conversion time calibration apparatus is configured to detect a conversion time condition and adjust the conversion time of the conversion circuit according to the conversion time condition.Type: GrantFiled: October 16, 2013Date of Patent: December 30, 2014Assignee: Realtek Semiconductor CorporationInventors: Jian-ru Lin, Yu-Chang Chen, Shin-syong Huang
-
Patent number: 8912942Abstract: A SAR ADC and a method thereof are provided. Particularly, in each bit determining duration of last several bit determining durations, a comparer is used to consecutively compare a first potential with a second potential on a sampling and digital-to-analog converting circuit a plurality of times to obtain a plurality of comparison results, and then an SAR control circuit generates a corresponding output bit according to the obtained plurality of comparison results.Type: GrantFiled: February 19, 2014Date of Patent: December 16, 2014Assignee: Realtek Semiconductor Corp.Inventors: Jian-Ru Lin, Shih-Hsiun Huang
-
Publication number: 20140327560Abstract: A SAR ADC and a method thereof are provided. Particularly, in each bit determining duration of last several bit determining durations, a comparer is used to consecutively compare a first potential with a second potential on a sampling and digital-to-analog converting circuit a plurality of times to obtain a plurality of comparison results, and then an SAR control circuit generates a corresponding output bit according to the obtained plurality of comparison results.Type: ApplicationFiled: February 19, 2014Publication date: November 6, 2014Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: Jian-Ru Lin, Shih-Hsiun Huang
-
Publication number: 20140320179Abstract: A signal generating apparatus, for generating a power-on-reset signal, including a bias circuit and a power-on-reset signal generating circuit is disclosed. The bias circuit is for generating an output bias voltage, and includes at least one bipolar junction transistor (BJT), wherein a base terminal of the BJT is coupled to a collector terminal of the BJT, and the output bias voltage is related to an emitter-to-base voltage of the BJT. The power-on-reset signal generating circuit is coupled to the bias circuit, and is for generating a duplicated voltage by duplicating the output bias voltage, wherein the power-on-reset signal is generated according to the duplicated voltage.Type: ApplicationFiled: July 15, 2014Publication date: October 30, 2014Inventors: Chih-Cheng Lin, Jian-Ru Lin, Che-Wei Chang