Patents by Inventor Jiankang Bu
Jiankang Bu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240113210Abstract: Bi-directional trench power switches. At least one example is a semiconductor device comprising: an upper base region associated with a first side of a substrate of semiconductor material; an upper-CE trench defined on the first side, the upper-CE trench defines a proximal opening at the first side and a distal end within the substrate; an upper collector-emitter region disposed at the distal end of the upper-CE trench; a lower base region associated with a second side of substrate; and a lower collector-emitter region associated with the second side.Type: ApplicationFiled: December 14, 2023Publication date: April 4, 2024Applicant: IDEAL POWER INC.Inventors: Jiankang BU, Constantin BULUCEA, Alireza MOJAB, Jeffrey KNAPP, Robert Daniel BRDAR
-
Patent number: 11881525Abstract: Bi-directional trench power switches. At least one example is a semiconductor device comprising: an upper base region associated with a first side of a substrate of semiconductor material; an upper-CE trench defined on the first side, the upper-CE trench defines a proximal opening at the first side and a distal end within the substrate; an upper collector-emitter region disposed at the distal end of the upper-CE trench; a lower base region associated with a second side of substrate; and a lower collector-emitter region associated with the second side.Type: GrantFiled: August 10, 2022Date of Patent: January 23, 2024Assignee: IDEAL POWER INC.Inventors: Jiankang Bu, Constantin Bulucea, Alireza Mojab, Jeffrey Knapp, Robert Daniel Brdar
-
Publication number: 20230386987Abstract: A double-sided cooling package for a double-sided, bi-directional junction transistor can include a double-sided, bi-directional, junction transistor chip with an individual, double-sided, bi-directional power switch (collectively, a DSTA). The DSTA can be sandwiched between heat sinks. Each heat sink can include a direct plating copper (DPC) structure, a direct copper bonding (DCB) structure or a direct aluminum bond (DAB) structure. In addition, each heat sink can have opposed first and second copper layers on a substrate, and copper contacts that extend from a respective second copper layer through vias in each substrate to an exterior of the cooling package.Type: ApplicationFiled: May 22, 2023Publication date: November 30, 2023Applicant: IDEAL POWER INC.Inventors: Jiankang BU, Robert Daniel BRDAR
-
Publication number: 20230048984Abstract: Bi-directional trench power switches. At least one example is a semiconductor device comprising: an upper base region associated with a first side of a substrate of semiconductor material; an upper-CE trench defined on the first side, the upper-CE trench defines a proximal opening at the first side and a distal end within the substrate; an upper collector-emitter region disposed at the distal end of the upper-CE trench; a lower base region associated with a second side of substrate; and a lower collector-emitter region associated with the second side.Type: ApplicationFiled: August 10, 2022Publication date: February 16, 2023Applicant: IDEAL POWER INC.Inventors: Jiankang BU, Constantin BULUCEA, Alireza MOJAB, Jeffrey KNAPP, Robert Daniel BRDAR
-
Patent number: 9972681Abstract: A semiconductor device including a dummy pillar and a plurality of racetrack pillars. The dummy pillar of semiconductor material extends in a first lateral direction. The plurality of racetrack pillars, including the semiconducting material, surrounds the dummy pillar. Each of the plurality of racetrack pillars has a first linear section, which extends in the first lateral direction, and a first rounded section to form a racetrack shape. The plurality of racetrack pillars includes a first racetrack pillar and a second racetrack pillar. The first racetrack pillar is disposed proximate to the dummy pillar and the second racetrack pillar surrounds the first racetrack pillar. The first racetrack pillar is disposed between the dummy pillar and the second racetrack pillar. The semiconductor device includes a plurality of spacing regions including a first spacing region that surrounds the dummy pillar and is disposed between the first racetrack pillar and the dummy pillar.Type: GrantFiled: June 8, 2017Date of Patent: May 15, 2018Assignee: Power Integrations, Inc.Inventors: Alexei Ankoudinov, Sorin Georgescu, Vijay Parthasarathy, Kelly Marcum, Jiankang Bu
-
Publication number: 20180061947Abstract: A semiconductor device including a dummy pillar and a plurality of racetrack pillars. The dummy pillar of semiconductor material extends in a first lateral direction. The plurality of racetrack pillars, including the semiconducting material, surrounds the dummy pillar. Each of the plurality of racetrack pillars has a first linear section, which extends in the first lateral direction, and a first rounded section to form a racetrack shape. The plurality of racetrack pillars includes a first racetrack pillar and a second racetrack pillar. The first racetrack pillar is disposed proximate to the dummy pillar and the second racetrack pillar surrounds the first racetrack pillar. The first racetrack pillar is disposed between the dummy pillar and the second racetrack pillar. The semiconductor device includes a plurality of spacing regions including a first spacing region that surrounds the dummy pillar and is disposed between the first racetrack pillar and the dummy pillar.Type: ApplicationFiled: June 8, 2017Publication date: March 1, 2018Inventors: Alexei Ankoudinov, Sorin Georgescu, Vijay Parthasarathy, Kelly Marcum, Jiankang Bu
-
Publication number: 20130277711Abstract: In one implementation, a diode providing a substantially oscillation free fast-recovery includes at least one anode diffusion formed at a front side of a semiconductor die, and a cathode layer formed at a back side of the semiconductor die. The diode also includes a drift region and a buffer layer situated between the drift region and the cathode layer to enable the substantially oscillation free fast-recovery by the diode. In one implementation, the buffer layer is N type doped using hydrogen as a dopant.Type: ApplicationFiled: March 27, 2013Publication date: October 24, 2013Applicant: International Rectifier CorporationInventors: Hsueh-Rong Chang, Jiankang Bu
-
Patent number: 8502296Abstract: A method includes forming at least one control gate over a semiconductor substrate. The method also includes depositing a layer of conductive material over the at least one control gate and the semiconductor substrate. The method further includes etching the layer of conductive material to form multiple spacers adjacent to the at least one control gate, where at least one of the spacers forms a floating gate in at least one memory cell. Two spacers could be formed adjacent to the at least one control gate, and one of the spacers could be etched so that a single memory cell includes the control gate and the remaining spacer. Also, two spacers could be formed adjacent to the at least one control gate, and the at least one control gate could be etched and separated to form multiple control gates associated with different memory cells.Type: GrantFiled: July 7, 2008Date of Patent: August 6, 2013Assignee: National Semiconductor CorporationInventors: Andre P. Labonte, Jiankang Bu, Mark Rathmell
-
Patent number: 8274824Abstract: A memory cell includes a control gate and a transistor having a gate, a source junction, and a drain junction. The gate is coupled to the control gate, and the source junction and the drain junction are asymmetrical. For example, a channel doping associated with the source junction may be different than a channel doping associated with the drain junction. The memory cell also includes a write line coupled to the control gate, a source line coupled to the source junction of the transistor, and a bit line coupled to the drain junction of the transistor. The control gate could represent a second transistor, where the gates of the transistors are coupled together to form a floating gate. The memory cell could be programmed to store a single-bit value or a multiple-bit value, such as by storing the appropriate charge on the floating gate.Type: GrantFiled: October 22, 2009Date of Patent: September 25, 2012Assignee: National Semiconductor CorporationInventor: Jiankang Bu
-
Patent number: 8241975Abstract: A system and method is disclosed for providing a low voltage high density multi-bit storage flash memory. A dual bit memory cell of the invention comprises a substrate having a common source, a first drain and first channel, and a second drain and a second channel. A common control gate is located above the source. A first floating gate and a second floating gate are located on opposite sides of the control gate. Each floating gate is formed with a sharp tip adjacent to the control gate and an upper curved surface that follows a contour of the surface of the control gate. The sharp tips of the floating gates efficiently discharge electrons into the control gate when the memory cell is erased. The curved surfaces increase capacitor coupling between the control gate and the floating gates.Type: GrantFiled: August 4, 2011Date of Patent: August 14, 2012Assignee: National Semiconductor CorporationInventors: Jiankang Bu, Lee James Jacobson, Andre Paul Labonte
-
Patent number: 8198708Abstract: A system and method is disclosed for improving complementary metal oxide semiconductor (CMOS) compatible non volatile memory (NVM) retention reliability in memory cells. A memory cell of the invention comprises a backend layer that reduces charge leakage from a floating gate of the memory cell. A first bottom portion of the backend layer is formed from a first layer of silicon oxynitride having a low value of defect/trap density. A second top portion of the backend layer is formed from a second layer of silicon oxynitride having a high value of defect/trap density. The first layer of silicon oxynitride inhibits electron transport and the second layer of silicon oxynitride protects CMOS devices from plasma induced damage.Type: GrantFiled: March 4, 2011Date of Patent: June 12, 2012Assignee: National Semiconductor CorporationInventors: Jiankang Bu, Henry G. Prosack, Jr., David Courtney Parker, Heather McCulloh
-
Patent number: 8114738Abstract: A system and method are disclosed for increasing the reliability of a channel erase procedure in an electrically erasable programmable read only memory (EEPROM) memory cell. A memory cell of the present invention comprises a program gate, a control gate, and a floating gate that erase data using a channel erase procedure. An erase capacitor is coupled to the floating gate to provide a low voltage bias that decreases the voltage that is required to perform a Fowler-Nordheim erase process in the memory cell. The erase capacitor of the present invention is formed without adding a step in the manufacturing process of the memory cell. Memory cells of the present invention are low cost, high endurance, low voltage memory cells.Type: GrantFiled: June 18, 2010Date of Patent: February 14, 2012Assignee: National Semiconductor CorporationInventors: Jiankang Bu, David Courtney Parker
-
Patent number: 8097923Abstract: A non-volatile memory cell includes a program transistor and a control capacitor. A portion of a substrate associated with the program transistor is exposed to multiple implantations (such as DNW, HiNWell, HiPWell, and P-well implantations). Similarly, a portion of the substrate associated with the control capacitor is exposed to multiple implantations (such as DNW, HiNWell, HiPWell, P-well, and N-well implantations). These portions of the substrate may have faster oxidation rates than other portions of the substrate, allowing a thicker front-end gate oxide to be formed over these portions of the substrate. In addition, a rapid thermal process anneal can be performed, which may reduce defects in the front-end gate oxide and increase its quality without having much impact on the oxide over the other portions of the substrate.Type: GrantFiled: July 12, 2010Date of Patent: January 17, 2012Assignee: National Semiconductor CorporationInventors: Thanas Budri, Jiankang Bu
-
Publication number: 20110287596Abstract: A system and method is disclosed for providing a low voltage high density multi-bit storage flash memory. A dual bit memory cell of the invention comprises a substrate having a common source, a first drain and first channel, and a second drain and a second channel. A common control gate is located above the source. A first floating gate and a second floating gate are located on opposite sides of the control gate. Each floating gate is formed with a sharp tip adjacent to the control gate and an upper curved surface that follows a contour of the surface of the control gate. The sharp tips of the floating gates efficiently discharge electrons into the control gate when the memory cell is erased. The curved surfaces increase capacitor coupling between the control gate and the floating gates.Type: ApplicationFiled: August 4, 2011Publication date: November 24, 2011Applicant: National Semiconductor CorporationInventors: Jiankang Bu, Lee James Jacobson, Andre Paul Labonte
-
Publication number: 20110215419Abstract: A system and method is disclosed for improving complementary metal oxide semiconductor (CMOS) compatible non volatile memory (NVM) retention reliability in memory cells. A memory cell of the invention comprises a backend layer that reduces charge leakage from a floating gate of the memory cell. A first bottom portion of the backend layer is formed from a first layer of silicon oxynitride having a low value of defect/trap density. A second top portion of the backend layer is formed from a second layer of silicon oxynitride having a high value of defect/trap density. The first layer of silicon oxynitride inhibits electron transport and the second layer of silicon oxynitride protects CMOS devices from plasma induced damage.Type: ApplicationFiled: March 4, 2011Publication date: September 8, 2011Applicant: National Semiconductor CorporationInventors: Jiankang Bu, Henry G. Prosack, JR., David Courtney Parker, Heather McCulloh
-
Patent number: 8013400Abstract: A method for scaling channel length in a semiconductor device is provided. The method includes increasing a pitch to reduce a development inspection critical dimension (DICD) for a plurality of polysilicon lines. The polysilicon lines are trimmed to provide a reduced-size channel length, based on the reduced DICD, for each polysilicon line. For a particular embodiment, the semiconductor device is fabricated using a photolithography tool having a wavelength of 248 nm, the pitch is about 800 nm, and the reduced-size channel length is about 0.11 ?m.Type: GrantFiled: April 21, 2008Date of Patent: September 6, 2011Assignee: National Semiconductor CorporationInventors: Li-Heng Chou, Jiankang Bu
-
Patent number: 8004032Abstract: A system and method is disclosed for providing a low voltage high density multi-bit storage flash memory. A dual bit memory cell of the invention comprises a substrate having a common source, a first drain and first channel, and a second drain and a second channel. A common control gate is located above the source. A first floating gate and a second floating gate are located on opposite sides of the control gate. Each floating gate is formed with a sharp tip adjacent to the control gate and an upper curved surface that follows a contour of the surface of the control gate. The sharp tips of the floating gates efficiently discharge electrons into the control gate when the memory cell is erased. The curved surfaces increase capacitor coupling between the control gate and the floating gates.Type: GrantFiled: May 19, 2006Date of Patent: August 23, 2011Assignee: National Semiconductor CorporationInventors: Jiankang Bu, Lee James Jacobson, Andre Paul Labonte
-
Patent number: 7910420Abstract: A system and method is disclosed for improving complementary metal oxide semiconductor (CMOS) compatible non volatile memory (NVM) retention reliability in memory cells. A memory cell of the invention comprises a backend layer that reduces charge leakage from a floating gate of the memory cell. A first bottom portion of the backend layer is formed from a first layer of silicon oxynitride having a low value of defect/trap density. A second top portion of the backend layer is formed from a second layer of silicon oxynitride having a high value of defect/trap density. The first layer of silicon oxynitride inhibits electron transport and the second layer of silicon oxynitride protects CMOS devices from plasma induced damage.Type: GrantFiled: July 13, 2006Date of Patent: March 22, 2011Assignee: National Semiconductor CorporationInventors: Jiankang Bu, Henry G. Prosack, Jr., David Courtney Parker, Heather McCulloh
-
Patent number: 7855146Abstract: A method for forming a transistor gate includes performing a first exposure of a photo-resist material on a semiconductor device. The first exposure defines a line pattern in the photo-resist material. The method also includes performing a second exposure of the photo-resist material, where the second exposure trims a resist profile of the line pattern. The method further includes etching a conductive material on the semiconductor device to form a transistor gate based on the line pattern. The first exposure could represent a best focus exposure of the photo-resist material, and the second exposure could represent a positive focus exposure of the photo-resist material. The trimming of the line pattern's resist profile may cause the transistor gate to have at least one of a rounded edge and a rounded corner. This may allow a thicker insulating material, such as tetraethylorthosilicate, to be deposited around portions of the transistor gate.Type: GrantFiled: September 18, 2007Date of Patent: December 21, 2010Assignee: National Semiconductor CorporationInventors: Li-Heng Chou, Jiankang Bu
-
Patent number: 7838203Abstract: A system and method are disclosed for increasing retention reliability of a floating gate of a CMOS compatible memory cell. A mask structure is formed with a plurality of apertures near the edges of the mask structure. The size of the apertures is less than a resolution limitation of a photo exposure system. The mask structure is placed over a resist material and the resist material is exposed to light through the apertures of the mask structure. Zero order diffraction light passes though the apertures and imparts energy to the exposed portions of the resist material. A develop process is then used to remove portions of the resist material to form a sloped edge resist pattern. A sloped edge floating gate that is formed from the pattern facilitates the deposition of a thicker oxide layer at the sloped edge of the floating gate and reduces backend leakage current.Type: GrantFiled: November 13, 2006Date of Patent: November 23, 2010Assignee: National Semiconductor CorporationInventors: Jiankang Bu, Kenneth M. Lewis, Li-Heng Chou