Patents by Inventor Jianmin Qiao
Jianmin Qiao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7183222Abstract: A dual damascene interconnect structure, produced using etch chemistry based on C2H2F4, includes (i) an etch stop layer of either undoped silicon oxide or doped silicon oxide, and (ii) dielectric layers both above and below the etch stop layer of the other (i.e., when the etch stop layer comprises undoped silicon oxide, the dielectric layers above and below the etch stop layer independently comprise a doped silicon oxide; and when the etch stop layer comprises doped silicon oxide, the dielectric layers above and below the etch stop layer independently comprise an undoped silicon oxide).Type: GrantFiled: January 28, 2004Date of Patent: February 27, 2007Assignee: Cypress Semiconductor CorporationInventor: Jianmin Qiao
-
Patent number: 6865065Abstract: A method and system for processing wafers is disclosed. According to one embodiment (100) a chuck system (102) may be situated opposite to an input source (104). A chuck system (102) may apply a force (e.g., mechanical and/or electromagnetic) that deforms a substrate (108). Once deformed, essentially all of a substrate (108) may be oriented at a predetermined angle (e.g., 90°) with respect to an input source (104).Type: GrantFiled: January 22, 2002Date of Patent: March 8, 2005Assignee: Advanced Ion Beam Technology, Inc.Inventors: Jiong Chen, Jihliang Chen, Jianmin Qiao
-
Patent number: 6803318Abstract: A method is provided for forming a self aligned contact by etching an opening through a low doped or undoped dielectric layer such as phosphosilicate glass. The dielectric layer may be formed on a semiconductor layer which may include regions of monocrystalline silicon and undoped silicon dioxide. A first portion of a dielectric layer may be etched with a first etch chemistry, and a second portion of the dielectric layer may be etched with a second etch chemistry. The first etch chemistry may be substantially different than the second etch chemistry. In this manner, the first etch chemistry may have a substantially different etch selectivity than the second etch chemistry. For example, in an embodiment, the first etch chemistry may be selective to silicon nitride, and the second etch chemistry may be selective to undoped silicon oxide.Type: GrantFiled: September 14, 2000Date of Patent: October 12, 2004Assignee: Cypress Semiconductor Corp.Inventors: Jianmin Qiao, Sam Geha, Mehran G. Sedigh
-
Publication number: 20040183199Abstract: A dual damascene interconnect structure, produced using etch chemistry based on C2H2F4, includes (i) an etch stop layer of either undoped silicon oxide or doped silicon oxide, and (ii) dielectric layers both above and below the etch stop layer of the other (i.e., when the etch stop layer comprises undoped silicon oxide, the dielectric layers above and below the etch stop layer independently comprise a doped silicon oxide; and when the etch stop layer comprises doped silicon oxide, the dielectric layers above and below the etch stop layer independently comprise an undoped silicon oxide).Type: ApplicationFiled: January 28, 2004Publication date: September 23, 2004Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventor: Jianmin Qiao
-
Patent number: 6734108Abstract: According to one embodiment (300), a method of forming a self-aligned contact can include forming adjacent conducting structures with sidewalls (302). A first insulating layer may then be formed without first forming a liner (304), such as a liner that is conventionally formed to protect underlying conducting structures and/or a substrate. A contact hole may then be etched between adjacent conducting structures (306). Contact structures may then be formed (308).Type: GrantFiled: September 27, 1999Date of Patent: May 11, 2004Assignee: Cypress Semiconductor CorporationInventors: Bo Jin, Jianmin Qiao, Shahin Sharifzadeh
-
Publication number: 20040082182Abstract: The invention concerns a method for forming metallization and contact structures in an integrated circuit. The method involoves the steps of etching a trench in the trench dielectric layer a trench dielectric layer of a composite structure containing a semiconductor substrate comprising an active region, a gate structure thereover, and dielectric spacers adjacent to the gate structure, a contact dielectric layer; and the trench dielectric layer; etching the contact dielectric layer under conditions which do not damage the gate structure to form a first contact opening that exposes a region of the semiconductor substrate; and depositing a conductive material into the contact opening and the trench.Type: ApplicationFiled: October 21, 2003Publication date: April 29, 2004Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Alain Blosse, Sanjay Thedki, Jianmin Qiao, Yitzhak Gilboa
-
Patent number: 6693042Abstract: A method for etching a dielectric layer formed upon a barrier layer with an etch chemistry including CxHyFz, in which x≧2, y≧2, and z≧2 is provided. Such an etch chemistry may be selective to the barrier layer. For example, the etch chemistry may have a dielectric layer:barrier layer selectivity of at least approximately 20:1, but may range from approximately 20:1 to approximately 50:1. Therefore, etching a dielectric layer with such an etch chemistry may terminate upon exposing an upper surface of the barrier layer. As such, a thickness of a barrier layer used to protect an underlying layer may be reduced to, for example, approximately 100 angstroms to approximately 150 angstroms. In addition, critical dimensions of contact openings formed with such an etch chemistry may be substantially uniform across a wafer. Furthermore, critical dimensions of contact openings formed with such an etch chemistry may be uniform from wafer to wafer.Type: GrantFiled: December 28, 2000Date of Patent: February 17, 2004Assignee: Cypress Semiconductor Corp.Inventors: Mehran G. Sedigh, Jianmin Qiao, Sam Geha
-
Patent number: 6635566Abstract: The invention concerns a method for forming metallization and contact structures in an integrated circuit. The method involoves the steps of etching a trench in the trench dielectric layer a trench dielectric layer of a composite structure containing a semiconductor substrate comprising an active region, a gate structure thereover, and dielectric spacers adjacent to the gate structure, a contact dielectric layer; and the trench dielectric layer; etching the contact dielectric layer under conditions which do not damage the gate structure to form a first contact opening that exposes a region of the semiconductor substrate; and depositing a conductive material into the contact opening and the trench.Type: GrantFiled: June 15, 2000Date of Patent: October 21, 2003Assignee: Cypress Semiconductor CorporationInventors: Alain Blosse, Sanjay Thedki, Jianmin Qiao, Yitzhak Gilboa
-
Patent number: 6579420Abstract: A thin film deposition apparatus and method are disclosed in this invention. The apparatus includes a depositing thin-film particle source, a beam-defining aperture between the particle source and the deposited substrate(s), and a substrate holder to rotate the substrate(s) around its center and move the center along a lateral path so that the substrate(s) can scan across the particle beam from one substrate edge to the other edge. The method includes a step of providing a vacuum chamber for containing a thin-film particle source for generating thin-film particles to deposit a thin-film on the substrates. The method further includes a step of containing a substrate holder in the vacuum chamber for holding a plurality of substrates having a thin-film deposition surface of each substrate facing the beam of thin-film particles.Type: GrantFiled: February 9, 2001Date of Patent: June 17, 2003Assignee: Advanced Optical Solutions, Inc.Inventors: Zhimin Wan, Jiong Chen, Peiching Ling, Jianmin Qiao
-
Publication number: 20020134668Abstract: A thin film deposition apparatus and method are disclosed in this invention. The apparatus includes a depositing thin-film particle source, a beam-defining aperture between the particle source and the deposited substrate(s), and a substrate holder to rotate the substrate(s) around its center and move the center along a lateral path so that the substrate(s) can scan across the particle beam from one substrate edge to the other edge. The method includes a step of providing a vacuum chamber for containing a thin-film particle source for generating thin-film particles to deposit a thin-film on the substrates. The method further includes a step of containing a substrate holder in the vacuum chamber for holding a plurality of substrates having a thin-film deposition surface of each substrate facing the beam of thin-film particles.Type: ApplicationFiled: February 9, 2001Publication date: September 26, 2002Applicant: Advanced Optics Solutions, Inc.Inventors: Zhimin Wan, Jiong Chen, Peiching Ling, Jianmin Qiao
-
Patent number: 6399512Abstract: The invention concerns a method for simultaneously forming a metallization and contact structure in an integrated circuit. The method involves the steps of etching a trench dielectric layer of a composite structure having a semiconductor substrate with an active region, a gate structure thereon, at least one dielectric spacer adjacent to the gate structure, a contact dielectric layer over the semiconductor substrate, the gate structure and the dielectric spacer, an etch stop layer over the contact dielectric layer, and a trench dielectric layer over the etch stop layer, to form a trench in the trench dielectric under etch conditions which do not substantially etch the etch stop layer; thereafter, forming an opening in the etch stop layer and the contact dielectric layer by etching under conditions which do not damage the gate structure to expose the active region; and depositing a conductive material into the opening and the trench.Type: GrantFiled: June 15, 2000Date of Patent: June 4, 2002Assignee: Cypress Semiconductor CorporationInventors: Alain Blosse, Sanjay Thedki, Jianmin Qiao, Yitzhak Gilboa
-
Patent number: 6375744Abstract: A low dielectric constant insulating film on a substrate is formed by introducing a process gas comprising a silicon source, a fluorine source, and oxygen into a chamber. The process gas is formed into a plasma to deposit at least a first portion of the insulating film over the substrate. The wafer and the first portion of the insulating film are then heated to a temperature of about 100-500° C. for a period of time. The film may include several separate portions, the deposition of each of which is followed by a heating step. The film has a low dielectric constant and good gas-fill and stability due to the lack of free fluorine in the film.Type: GrantFiled: March 27, 2001Date of Patent: April 23, 2002Assignee: Applied Materials, Inc.Inventors: Laxman Murugesh, Maciek Orczyk, Pravin Narawankar, Jianmin Qiao, Turgut Sahin
-
Patent number: 6373679Abstract: An electrostatic or mechanical chuck assembly includes gas inlets only in an annulus-shaped peripheral portion and not in the central region of the chuck. The gas inlets are in fluid communication with one or more gas conduits and supply of the backside of a workpiece, such as a semiconductor wafer, with inert coolant gas or gases. The gas or gases supplied only to the peripheral region of the chuck effectively cool the central region of the chuck by at least two physical mechanisms, including the thermal conduction through the workpiece and diffusion of the gas or gases in the interstitial space(s) between the somewhat irregular facing surfaces of the chuck and of the backside of the workpiece.Type: GrantFiled: July 2, 1999Date of Patent: April 16, 2002Assignee: Cypress Semiconductor Corp.Inventors: Jianmin Qiao, James E. Nulty, Paul Arleo, Siamak Salimian
-
Patent number: 6372634Abstract: A plasma etch chemistry and etch methodology is provided to improve critical dimension control for openings formed into and/or through a semiconductor thin film. According to an embodiment, the plasma etch chemistry includes an etchant mixture comprising a first etchant of the formula CxHyFz (where x≧2, y≧1 and z≧2) and a second etchant other than the first etchant to form the openings. The relationship of x, y and z may be such that y+z equals an even number ≦2x+2. According to an alternative embodiment, the plasma etch chemistry further includes strained cyclic (hydro)fluorocarbon. The plasma etch chemistry may be used to form openings in the layer in a single-etch step. In a further embodiment, the plasma etch chemistry described herein may etch less than the entire thickness of the layer, and a second plasma etch chemistry substantially free of the first etchant and strained cyclic (hydro)fluorocarbons etches the remainder of the layer to form the openings.Type: GrantFiled: June 15, 1999Date of Patent: April 16, 2002Assignee: Cypress Semiconductor Corp.Inventors: Jianmin Qiao, Sanjay Thekdi, Manuj Rathor, James E. Nulty
-
Patent number: 6350665Abstract: According to one embodiment (100), a method of manufacturing a semiconductor device may include forming diffusion regions in a substrate with a gate, first spacer, and second spacer as a diffusion mask (102). A second spacer may then be removed (104) prior to the formation of an interlayer dielectric. An interlayer dielectric may then be formed (106) over a gate structure and first spacer. A contact hole may then be etched through the interlayer dielectric that is self-aligned with the gate (108).Type: GrantFiled: April 28, 2000Date of Patent: February 26, 2002Assignee: Cypress Semiconductor CorporationInventors: Bo Jin, Jianmin Qiao
-
Patent number: 6322716Abstract: A method for conditioning a plasma etch chamber is presented. A plasma etch chamber is provided, which preferably includes a chuck for supporting a topography. A conditioning process may be performed in the etch chamber. The conditioning process preferably includes positioning a cover topography on or above the chuck. A conditioning feed gas containing (hydro)halocarbons may be introduced into the chamber. A conditioning plasma may be generated from the conditioning feed gas for a conditioning time. Immediately after generating the conditioning plasma is complete, the overall thickness of the cover topography is preferably at least as great as immediately before generating the conditioning plasma. By performing a conditioning process in such a manner, the total cost and complexity of the conditioning process may be reduced.Type: GrantFiled: August 30, 1999Date of Patent: November 27, 2001Assignee: Cypress Semiconductor Corp.Inventors: Jianmin Qiao, Sanjay Thekdi
-
Publication number: 20010020447Abstract: A low dielectric constant insulating film on a substrate is formed by introducing a process gas comprising a silicon source, a fluorine source, and oxygen into a chamber. The process gas is formed into a plasma to deposit at least a first portion of the insulating film over the substrate. The wafer and the first portion of the insulating film are then heated to a temperature of about 100-500° C. for a period of time. The film may include several separate portions, the deposition of each of which is followed by a heating step. The film has a low dielectric constant and good gap-fill and stability due to the lack of free fluorine in the film.Type: ApplicationFiled: March 27, 2001Publication date: September 13, 2001Inventors: Laxman Murugesh, Maciek Orczyk, Pravin Narawankar, Jianmin Qiao, Turgut Sahin
-
Patent number: 6228781Abstract: A low dielectric constant insulating film on a substrate is formed by introducing a process gas comprising a silicon source, a fluorine source, and oxygen into a chamber. The process gas is formed into a plasma to deposit at least a first portion of the insulating film over the substrate. The wafer and the first portion of the insulating film are then heated to a temperature of about 100-500° C. for a period of time. The film may include several separate portions, the deposition of each of which is followed by a heating step. The film has a low dielectric constant and good gap-fill and stability due to the lack of free fluorine in the film.Type: GrantFiled: April 2, 1997Date of Patent: May 8, 2001Assignee: Applied Materials, Inc.Inventors: Laxman Murugesh, Maciek Orczyk, Pravin Narawankar, Jianmin Qiao, Turgut Sahin
-
Patent number: 6136685Abstract: An insulating film with a low dielectric constant is more quickly formed on a substrate by reducing the co-etch rate as the film is deposited. The process gas is formed into a plasma from silicon-containing and fluorine-containing gases. The plasma is biased with an RF field to enhance deposition of the film. Deposition and etching occur simultaneously. The relative rate of deposition to etching is increased in the latter portion of the deposition process by decreasing the bias RF power, which decreases the surface temperature of the substrate and decreases sputtering and etching activities. Processing time is reduced compared to processes with fixed RF power levels. Film stability, retention of water by the film, and corrosion of structures on the substrate are all improved. The film has a relatively uniform and low dielectric constant and may fill trenches with aspect ratios of at least 4:1 and gaps less than 0.5 .mu.m.Type: GrantFiled: June 3, 1997Date of Patent: October 24, 2000Assignee: Applied Materials, Inc.Inventors: Pravin Narwankar, Laxman Murugesh, Turgut Sahin, Maciek Orczyk, Jianmin Qiao
-
Patent number: 5976900Abstract: A method of reducing impurities in films to be deposited within a chemical vapor deposition (CVD) device includes steps of cleaning the process chamber of the CVD device, and depositing, prior to wafer processing, a gettering layer of, for example, phosphorous containing glass on interior surfaces of the process chamber. The gettering layer getters mobile alkali ions and substantially reduces or prevents outdiffusion of alkali ions and other impurities. The phosphorous containing glass may also be doped with boron. A blocking layer, such as undoped silicate glass, silicon nitride, silicon oxynitride or the like may be deposited on the gettering layer to trap impurities and to prevent phosphorous contamination in a applications sensitive to such contamination.Type: GrantFiled: December 8, 1997Date of Patent: November 2, 1999Assignee: Cypress Semiconductor Corp.Inventors: Jianmin Qiao, Guofu Jeff Feng