Abstract: Embodiments of the present disclosure include systems and methods for compiling tensor operators for neural network models based on tensor tile configurations. A tensor expression for a neural network model is received. A tensor tile configuration for the tensor expression is determined based on specifications associated with a set of hardware devices. Based on the tensor tile configuration, a set of code for implementing the tensor expression for the neural network model is generated. The set of code is for execution on the set of hardware.