Patents by Inventor Jingjie Wu
Jingjie Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240076787Abstract: Gas diffusion electrode suitable for use in carbon dioxide electrolyzer and methods for making the same. According to one embodiment, the gas diffusion electrode may include a gas diffusion layer and a catalyst layer coupled to the gas diffusion layer. The gas diffusion layer, in turn, may include an electron-conductive domain and a non-conductive hydrophobic domain. The electron-conductive domain includes a plurality of pores. The non-conductive hydrophobic domain randomly occupies a portion of the volume of the pores of the electron-conductive domain and is, itself, sufficiently porous to permit gas transport through the electron-conductive domain, for example, by incompletely filling the pores, thereby leaving spaces in the pores, and/or by being made of an inherently porous material. The electron-conductive domain may be in the form of a metal mesh, a carbon paper, or similar structures. The non-conductive hydrophobic domain may be in the form of sintered polymer particles.Type: ApplicationFiled: September 1, 2023Publication date: March 7, 2024Inventors: Tianyu Zhang, Hui Xu, Jingjie Wu
-
Patent number: 11799456Abstract: A clock generation circuit, a latch using same, and a computing device are provided. The clock generation circuit includes an input end, configured to input a pulse signal; a first output end, configured to output a first clock signal; a second output end, configured to output a second clock signal; and an input drive circuit, a latch circuit, an edge shaping circuit, a feedback delay circuit, and an output drive circuit, where the input drive circuit, the latch circuit, the edge shaping circuit, the feedback delay circuit, and the output drive circuit are sequentially connected between the input end and the first output end as well as the second output end in series. A clock pulse can be effectively shaped, the use of a clock buffer can be reduced, and the correctness and accuracy of data transmission and latching can be improved.Type: GrantFiled: June 30, 2022Date of Patent: October 24, 2023Assignee: Canaan Creative (SH) Co., LTD.Inventors: Jieyao Liu, Nangeng Zhang, Jingjie Wu, Shenghou Ma
-
Patent number: 11686004Abstract: A tandem electrode for electrochemically reducing carbon dioxide is described. The electrode includes a first distinct catalyst layer and a second distinct catalyst layer. The first distinct catalyst layer is made of a C1 hydrocarbon or C2+ product selective catalyst and the second distinct catalyst layer is comprised of a CO selective catalyst. In one embodiment, the second distinct catalyst layer is concentrated at one end of the tandem electrode. In another embodiment, the tandem electrode also includes a microporous layer and a substrate layer.Type: GrantFiled: October 22, 2020Date of Patent: June 27, 2023Assignee: University of CincinnatiInventors: Jingjie Wu, Xiaojie She, Tianyu Zhang
-
Publication number: 20220345133Abstract: A leakage compensation dynamic register, a data operation unit, a chip, a hash board, and a computing apparatus. The leakage compensation dynamic register comprises: an input terminal, an output terminal, a clock signal terminal, and an analog switch unit; a data latch unit for latching the data under control of the clock signal; and an output drive unit for inverting and outputting the data received from the data latch unit, the analog switch unit, the data latch unit, and the output drive unit being sequentially connected in series between the input terminal and the output terminal, and the analog switch unit and the data latch unit having a node therebetween, wherein the leakage compensation dynamic register further comprises a leakage compensation unit electrically connected between the node and the output terminal.Type: ApplicationFiled: June 29, 2020Publication date: October 27, 2022Applicant: Hangzhou Canaan Intelligence Information Technology Co, LtdInventors: Jian ZHANG, Nangeng ZHANG, Jinhua BAO, Jieyao LIU, Jingjie WU, Shenghou MA
-
Publication number: 20220337229Abstract: A clock generation circuit, a latch using same, and a computing device are provided. The clock generation circuit includes an input end, configured to input a pulse signal; a first output end, configured to output a first clock signal; a second output end, configured to output a second clock signal; and an input drive circuit, a latch circuit, an edge shaping circuit, a feedback delay circuit, and an output drive circuit, where the input drive circuit, the latch circuit, the edge shaping circuit, the feedback delay circuit, and the output drive circuit are sequentially connected between the input end and the first output end as well as the second output end in series. A clock pulse can be effectively shaped, the use of a clock buffer can be reduced, and the correctness and accuracy of data transmission and latching can be improved.Type: ApplicationFiled: June 30, 2022Publication date: October 20, 2022Inventors: Jieyao LIU, Nangeng ZHANG, Jingjie WU, Shenghou MA
-
Patent number: 11442517Abstract: The invention provides an on-chip passive power supply compensation circuit, and an operational unit, a chip, a hash board and a computing device using the same. The on-chip passive power supply compensation circuit comprises: two or more to-be-powered voltage domains, wherein the to-be-powered voltage domains are connected in series between a power supply and ground; and two or more isolation regions, wherein the to-be-powered voltage domains are formed in the isolation regions, and the isolation regions are configured for isolating the to-be-powered voltage domains; the isolation regions are connected in series between the power supply and the ground, wherein the on-chip passive power supply compensation circuit further comprises power supply compensation units connected between the to-be-powered voltage domains and the isolation regions for providing power supply compensation to the to-be-powered voltage domains.Type: GrantFiled: June 6, 2019Date of Patent: September 13, 2022Assignee: CANAAN CREATIVE CO., LTD.Inventors: Jieyao Liu, Nangeng Zhang, Jingjie Wu, Shenghou Ma
-
Patent number: 11409314Abstract: The invention provides a full swing voltage conversion circuit. The full swing voltage conversion circuit comprises: an input terminal for inputting a first level signal; an output terminal for outputting a second level signal; a differential input unit for inverting the first level signal of the input terminal, and outputting a differential input signal; a conversion unit; and an output driving unit; wherein the full swing voltage conversion circuit further comprises an auxiliary pull-down unit between the input terminal and the conversion unit for receiving a feedback to improve capability of the conversion unit in recognizing the differential input signal, such that the full swing voltage conversion circuit of the invention can convert from inputting a low voltage to outputting a high voltage.Type: GrantFiled: May 7, 2019Date of Patent: August 9, 2022Assignee: CANAAN CREATIVE CO., LTD.Inventors: Jieyao Liu, Nangeng Zhang, Jingjie Wu, Shenghou Ma
-
Publication number: 20220116027Abstract: The invention provides a dynamic D flip-flop, and a data operation unit, a chip, a hash board and a computing device using the same. The dynamic D flip-flop comprises: an input terminal, an output terminal and at least one clock signal terminal; a latch unit for latching data of the input terminal and inversely transmitting the data under control of a clock signal; and an output driving unit for inverting and outputting the data received from the latch unit; wherein the latch unit outputs in high level, low level and high impedance states by means of a single element under control of a clock signal. Therefore, the invention can effectively reduce chip area, power consumption, and logic delay.Type: ApplicationFiled: December 23, 2021Publication date: April 14, 2022Applicant: CANAAN CREATIVE CO., LTD.Inventors: Jieyao LIU, Nangeng ZHANG, Jingjie WU, Shenghou MA
-
Patent number: 11251781Abstract: The invention provides a dynamic D flip-flop, and a data operation unit, a chip, a hash board and a computing device using the same. The dynamic D flip-flop comprises: an input terminal, an output terminal and at least one clock signal terminal; a first latch unit for transmitting data of the input terminal and latching the data under control of a clock signal; a second latch unit for latching data of the output terminal and inversely transmitting the data latched by the first latch unit under control of a clock signal; and an output driving unit for inverting and outputting the data received from the second latch unit; wherein the second latch unit outputs in high level, low level and high impedance states by means of a single element under control of a clock signal. Therefore, the invention can effectively reduce chip area, power consumption, and logic delay.Type: GrantFiled: May 7, 2019Date of Patent: February 15, 2022Assignee: CANAAN CREATIVE CO., LTD.Inventors: Jieyao Liu, Nangeng Zhang, Jingjie Wu, Shenghou Ma
-
Publication number: 20210405673Abstract: The invention provides a full swing voltage conversion circuit. The full swing voltage conversion circuit comprises: an input terminal for inputting a first level signal; an output terminal for outputting a second level signal; a differential input unit for inverting the first level signal of the input terminal, and outputting a differential input signal; a conversion unit; and an output driving unit; wherein the full swing voltage conversion circuit further comprises an auxiliary pull-down unit between the input terminal and the conversion unit for receiving a feedback to improve capability of the conversion unit in recognizing the differential input signal, such that the full swing voltage conversion circuit of the invention can convert from inputting a low voltage to outputting a high voltage.Type: ApplicationFiled: May 7, 2019Publication date: December 30, 2021Inventors: Jieyao Liu, Nangeng Zhang, Jingjie Wu, Shenghou Ma
-
Patent number: 11144695Abstract: A wafer characteristic prediction method and an electronic device are provided. The method includes: receiving a process parameter of a wafer during a mass production; inputting the process parameter to a prediction model to obtain a wafer characteristic of the wafer being mass produced; and outputting the wafer characteristic.Type: GrantFiled: July 22, 2019Date of Patent: October 12, 2021Assignee: DigWise Technology Corporation, LTDInventors: JingJie Wu, Yuan-Hung Liao, Chih-Chen Liu
-
Publication number: 20210263575Abstract: The invention provides an on-chip passive power supply compensation circuit, and an operational unit, a chip, a hash board and a computing device using the same. The on-chip passive power supply compensation circuit comprises: two or more to-be-powered voltage domains, wherein the to-be-powered voltage domains are connected in series between a power supply and ground; and two or more isolation regions, wherein the to-be-powered voltage domains are formed in the isolation regions, and the isolation regions are configured for isolating the to-be-powered voltage domains; the isolation regions are connected in series between the power supply and the ground, wherein the on-chip passive power supply compensation circuit further comprises power supply compensation units connected between the to-be-powered voltage domains and the isolation regions for providing power supply compensation to the to-be-powered voltage domains.Type: ApplicationFiled: June 6, 2019Publication date: August 26, 2021Inventors: Jieyao Liu, Nangeng Zhang, Jingjie Wu, Shenghou Ma
-
Publication number: 20210167761Abstract: The invention provides a dynamic D flip-flop, and a data operation unit, a chip, a hash board and a computing device using the same. The dynamic D flip-flop comprises: an input terminal, an output terminal and at least one clock signal terminal; a first latch unit for transmitting data of the input terminal and latching the data under control of a clock signal; a second latch unit for latching data of the output terminal and inversely transmitting the data latched by the first latch unit under control of a clock signal; and an output driving unit for inverting and outputting the data received from the second latch unit; wherein the second latch unit outputs in high level, low level and high impedance states by means of a single element under control of a clock signal. Therefore, the invention can effectively reduce chip area, power consumption, and logic delay.Type: ApplicationFiled: May 7, 2019Publication date: June 3, 2021Inventors: Jieyao LIU, Nangeng ZHANG, Jingjie WU, Shenghou MA
-
Patent number: 11016554Abstract: A semiconductor apparatus includes a plurality of chips and a first bypass switch. The chips are coupled in series between a power end and a reference ground end. The first bypass switch is coupled in series between a first end and a second end of a first chip among the chips, wherein the first end is coupled to the power end and the second end is coupled to the reference ground end. The first bypass switch is turned on according to a first control signal when an operational efficiency of the first chip is less than a threshold value and the first chip is determined to be damaged.Type: GrantFiled: April 17, 2019Date of Patent: May 25, 2021Assignee: DigWise Technology Corporation, LTDInventors: JingJie Wu, Shih-Hao Chen, Wen-Pin Hsieh, Chih-Wen Yang
-
Patent number: 10992289Abstract: A dynamic flip flop is provided. The dynamic flip-flop comprises a transmission gate, a first inverter, a second inverter, a pull-up transistor and a pull-down transistor. The pull-up transistor and the pull-down transistor constitute a feedback inverter, and the feedback inverter is configured as a weak keeper circuit compared to the first inverter serving as a tri-state inverter. Therefore, the dynamic flip-flop can be such that makes a master latch to use the tri-state inverter for capturing data in order to reduce electric leakage. In addition, the dynamic flip-flop can also be such that makes a slave latch to use the weak keeper circuit for storing data, thereby avoiding floating point to drive the output.Type: GrantFiled: June 25, 2018Date of Patent: April 27, 2021Assignee: DIGWISE TECHNOLOGY CORPORATION, LTDInventors: Jingjie Wu, Chih-Wen Yang, Wen-Pin Hsieh
-
Publication number: 20210115577Abstract: A tandem electrode for electrochemically reducing carbon dioxide is described. The electrode includes a first distinct catalyst layer and a second distinct catalyst layer. The first distinct catalyst layer is made of a C1 hydrocarbon or C2+ product selective catalyst and the second distinct catalyst layer is comprised of a CO selective catalyst. In one embodiment, the second distinct catalyst layer is concentrated at one end of the tandem electrode. In another embodiment, the tandem electrode also includes a microporous layer and a substrate layer.Type: ApplicationFiled: October 22, 2020Publication date: April 22, 2021Applicant: University of CincinnatiInventors: Jingjie Wu, Xiaojie She, Tianyu Zhang
-
Patent number: 10958252Abstract: An embodiment of the invention provides a multi-bit flip-flop. The multi-bit flip-flop includes a clock input pin, a clock buffer circuit, and a plurality of flip-flops. The clock buffer circuit is used to receive a first clock signal received from the clock input pin and provide a second clock signal and a third clock signal according to the first clock signal. Each of the plurality of flip-flops is used to receive the second clock signal and the third clock signal and store data according to the second clock signal and the third clock signal. Therefore, the multi-bit flip-flop is designed such that makes each of the plurality of flip-flops to share the same clock.Type: GrantFiled: July 4, 2018Date of Patent: March 23, 2021Assignee: DIGWISE TECHNOLOGY CORPORATION, LTDInventors: Jingjie Wu, Chih-Wen Yang, Wen-Pin Hsieh
-
Publication number: 20210058073Abstract: A dynamic flip flop is provided. The dynamic flip-flop comprises a transmission gate, a first inverter, a second inverter, a pull-up transistor and a pull-down transistor. The pull-up transistor and the pull-down transistor constitute a feedback inverter, and the feedback inverter is configured as a weak keeper circuit compared to the first inverter serving as a tri-state inverter. Therefore, the dynamic flip-flop can be such that makes a master latch to use the tri-state inverter for capturing data in order to reduce electric leakage. In addition, the dynamic flip-flop can also be such that makes a slave latch to use the weak keeper circuit for storing data, thereby avoiding floating point to drive the output.Type: ApplicationFiled: June 25, 2018Publication date: February 25, 2021Inventors: Jingjie Wu, Chih-Wen Yang, Wen-Pin Hsieh
-
Publication number: 20210058074Abstract: An embodiment of the invention provides a multi-bit flip-flop. The multi-bit flip-flop includes a clock input pin, a clock buffer circuit, and a plurality of flip-flops. The clock buffer circuit is used to receive a first clock signal received from the clock input pin and provide a second clock signal and a third clock signal according to the first clock signal. Each of the plurality of flip-flops is used to receive the second clock signal and the third clock signal and store data according to the second clock signal and the third clock signal. Therefore, the multi-bit flip-flop is designed such that makes each of the plurality of flip-flops to share the same clock.Type: ApplicationFiled: July 4, 2018Publication date: February 25, 2021Inventors: Jingjie Wu, Chih-Wen Yang, Wen-Pin Hsieh
-
Patent number: 10848178Abstract: A compressor, an adder circuit, and an operation method thereof are provided. The compressor includes a first adder circuit and a second adder circuit. The first adder circuit receives a plurality of input values. The first adder circuit outputs a first inverted sum value (an inverted signal of a sum value) and a first inverted carry value (an inverted signal of a carry value). One of a plurality of input terminals of the second adder circuit is coupled to the first adder circuit to receive one of the first inverted sum value and the first inverted carry value. The second adder circuit outputs a second inverted sum value and a second inverted carry value.Type: GrantFiled: June 22, 2020Date of Patent: November 24, 2020Assignee: DigWise Technology Corporation, LTDInventors: JingJie Wu, Chih-Wen Yang, Shih-Che Yen, Chien-Pang Lu