Patents by Inventor Jinliang HU
Jinliang HU has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11965089Abstract: A microspheric ionomer having a cross-linked structure, a preparation method therefor, applications thereof, and a preparation system thereof. The ionomer comprises structure units A represented by formula (1), structure units B represented by formula (2), and a cross-linking structure provided by a cross-linking agent, M being separately selected from H, a metal cation, and a straight chain, a saturated alkyl of branched or ring-shaped C1-C20, R being H or a methyl; and metal cations are introduced to part of structure units A in the ionomer. The ionomer shows an outstanding effect on nucleation of PET, serves as a nucleating agent for PET modification, so as to obtain a corresponding PET composition.Type: GrantFiled: October 25, 2018Date of Patent: April 23, 2024Assignees: CHINA PETROLEUM & CHEMICAL CORPORATION, BEIJING RESEARCH INSTITUTE OF CHEMICAL INDUSTRY, CHINA PETROLEUM & CHEMICAL CORPORATIONInventors: Wenbo Song, Hao Yuan, Zhenjie Liu, Jinliang Qiao, Shijun Zhang, Hua Yin, Huijie Hu, Qing Shao, Jie Zhang, Xiaomeng Zhang, Dezhan Li, Fuyong Bi
-
Publication number: 20240053640Abstract: The present disclosure relates to a counter substrate and display panel. The counter substrate includes a base substrate, PS pattern layer and alignment film. A surface of the PS pattern layer away from the base substrate is a support surface, and the PS pattern layer includes: main PSs in a display area and a peripheral barrier wall in a non-display area. The peripheral barrier wall has an elongated-strip shape and has a same length direction as a corresponding display area side, the support surface of the peripheral barrier wall is closer to the base substrate than that of the main PS, and a distance between the support surfaces of the peripheral barrier wall and main PS in a thickness direction is a first distance.Type: ApplicationFiled: October 23, 2023Publication date: February 15, 2024Applicants: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Jian MA, Jinliang HU, Chengyong ZHAN, Wenming REN
-
Patent number: 11835826Abstract: The present disclosure relates to a counter substrate and display panel. The counter substrate includes a base substrate, PS pattern layer and alignment film. A surface of the PS pattern layer away from the base substrate is a support surface, and the PS pattern layer includes: main PSs in a display area and a peripheral barrier wall in a non-display area. The peripheral barrier wall has an elongated-strip shape and has a same length direction as a corresponding display area side, the support surface of the peripheral barrier wall is closer to the base substrate than that of the main PS, and a distance between the support surfaces of the peripheral barrier wall and main PS in a thickness direction is a first distance. A ratio between a width of the support surface of the peripheral barrier wall and the first distance is less than 100.Type: GrantFiled: September 29, 2022Date of Patent: December 5, 2023Assignees: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Jian Ma, Jinliang Hu, Chengyong Zhan, Wenming Ren
-
Publication number: 20230023604Abstract: The present disclosure relates to a counter substrate and display panel. The counter substrate includes a base substrate, PS pattern layer and alignment film. A surface of the PS pattern layer away from the base substrate is a support surface, and the PS pattern layer includes: main PSs in a display area and a peripheral barrier wall in a non-display area. The peripheral barrier wall has an elongated-strip shape and has a same length direction as a corresponding display area side, the support surface of the peripheral barrier wall is closer to the base substrate than that of the main PS, and a distance between the support surfaces of the peripheral barrier wall and main PS in a thickness direction is a first distance. A ratio between a width of the support surface of the peripheral barrier wall and the first distance is less than 100.Type: ApplicationFiled: September 29, 2022Publication date: January 26, 2023Applicants: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Jian MA, Jinliang HU, Chengyong ZHAN, Wenming REN
-
Patent number: 11500249Abstract: The present disclosure relates to a counter substrate and display panel. The counter substrate includes a base substrate, PS pattern layer and alignment film. A surface of the PS pattern layer away from the base substrate is a support surface, and the PS pattern layer includes: main PSs in a display area and a peripheral barrier wall in a non-display area. The peripheral barrier wall has an elongated-strip shape and has a same length direction as a corresponding display area side, the support surface of the peripheral barrier wall is closer to the base substrate than that of the main PS, and a distance between the support surfaces of the peripheral barrier wall and main PS in a thickness direction is a first distance. A ratio between a width of the support surface of the peripheral barrier wall and the first distance is less than 100.Type: GrantFiled: June 25, 2021Date of Patent: November 15, 2022Assignees: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD., BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.Inventors: Jian Ma, Jinliang Hu, Chengyong Zhan, Wenming Ren
-
Publication number: 20220317493Abstract: The present disclosure provides a thin film transistor liquid crystal display panel and a preparation method thereof. The display panel has an array substrate, an opposite substrate and a frame sealant, and has a substrate layer, a first protective passivation layer, an organic film layer, and a second protective passivation layer, wherein an orthographic projection of the second protective passivation layer on the substrate extends to an outer region outside the frame sealant. The display panel further has a water insulation layer, which covers a portion of the second protective passivation layer where its orthographic projection on the substrate layer is in the outer region, such that the second protective passivation layer is not in contact with an external environment of the display panel.Type: ApplicationFiled: January 14, 2021Publication date: October 6, 2022Inventors: Jian Ma, Jinliang Hu, Wenming Ren, Ran Zhang, Haiyang Jia
-
Publication number: 20220310670Abstract: The present disclosure provides an array substrate and a method of manufacturing the same and a display panel, which belongs to the field of display technologies. The method of manufacturing the array substrate comprises: providing a base substrate; forming a drive circuit layer on the base substrate, wherein the drive circuit layer includes a switching transistor; forming an insulating material layer on one side of the drive circuit layer distal to the base substrate, wherein the insulating material layer has a connection via-hole exposing at least a part region of a drain electrode of the switching transistor; and forming an electrode layer on one side of the insulating material layer distal to the base substrate, wherein a surface of the electrode layer distal to the base substrate has groove structures extending to the connection via-hole. The manufacturing method may avoid the occurrence of poor coating in forming an orientation layer.Type: ApplicationFiled: September 29, 2020Publication date: September 29, 2022Inventors: Wenming REN, Jinliang HU, Jian MA, Chengyong ZHAN
-
Publication number: 20220206329Abstract: The present disclosure relates to a counter substrate and display panel. The counter substrate includes a base substrate, PS pattern layer and alignment film. A surface of the PS pattern layer away from the base substrate is a support surface, and the PS pattern layer includes: main PSs in a display area and a peripheral barrier wall in a non-display area. The peripheral barrier wall has an elongated-strip shape and has a same length direction as a corresponding display area side, the support surface of the peripheral barrier wall is closer to the base substrate than that of the main PS, and a distance between the support surfaces of the peripheral barrier wall and main PS in a thickness direction is a first distance. A ratio between a width of the support surface of the peripheral barrier wall and the first distance is less than 100.Type: ApplicationFiled: June 25, 2021Publication date: June 30, 2022Inventors: Jian MA, Jinliang HU, Chengyong ZHAN, Wenming REN
-
Patent number: 11335710Abstract: A thin film transistor, a display panel and a preparation method thereof and a display apparatus are provided. The thin film transistor includes: a substrate; a gate metal located on a side of the substrate; a gate insulating layer located on a side of the gate metal away from the substrate; an active layer located on a side of the gate insulating layer away from the substrate; a first metal oxide and a second metal oxide which are located on a side of the active layer away from the substrate and are arranged on a same layer; and a source metal and a drain metal which are located on sides of the first metal oxide and the second metal oxide away from the substrate and are arranged in a same layer.Type: GrantFiled: July 23, 2020Date of Patent: May 17, 2022Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Qinghe Wang, Tongshang Su, Yongchao Huang, Yingbin Hu, Yang Zhang, Haitao Wang, Ning Liu, Guangyao Li, Zheng Wang, Yu Ji, Jinliang Hu, Wei Song, Jun Cheng, Liangchen Yan
-
Patent number: 11327365Abstract: The present application provides an apparatus for fabricating a display substrate of a liquid crystal display panel. The apparatus includes a support for receiving a mother substrate having a plurality of display substrate units and a photoalignment material layer on the plurality of display substrate units; a plurality of polarizers including a first polarizer having a first light transmission axis, and a second polarizer having a second light transmission axis non-parallel to the first light transmission axis; and a light source for irradiating a light on a first display substrate unit of the plurality of display substrate units through the first polarizer and on a second display substrate unit of the plurality of display substrate units through the second polarizer.Type: GrantFiled: April 4, 2018Date of Patent: May 10, 2022Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Chengyong Zhan, Ting Wan, Jinliang Hu, Wenming Ren
-
Publication number: 20210382356Abstract: The present application provides an apparatus for fabricating a display substrate of a liquid crystal display panel. The apparatus includes a support for receiving a mother substrate having a plurality of display substrate units and a photoalignment material layer on the plurality of display substrate units; a plurality of polarizers including a first polarizer having a first light transmission axis, and a second polarizer having a second light transmission axis non-parallel to the first light transmission axis; and a light source for irradiating a light on a first display substrate unit of the plurality of display substrate units through the first polarizer and on a second display substrate unit of the plurality of display substrate units through the second polarizer.Type: ApplicationFiled: April 4, 2018Publication date: December 9, 2021Applicants: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Chengyong Zhan, Ting Wan, Jinliang Hu, Wenming Ren
-
Publication number: 20210225886Abstract: A thin film transistor, a display panel and a preparation method thereof and a display apparatus are provided. The thin film transistor includes: a substrate; a gate metal located on a side of the substrate; a gate insulating layer located on a side of the gate metal away from the substrate; an active layer located on a side of the gate insulating layer away from the substrate; a first metal oxide and a second metal oxide which are located on a side of the active layer away from the substrate and are arranged on a same layer; and a source metal and a drain metal which are located on sides of the first metal oxide and the second metal oxide away from the substrate and are arranged in a same layer.Type: ApplicationFiled: July 23, 2020Publication date: July 22, 2021Inventors: Qinghe WANG, Tongshang SU, Yongchao HUANG, Yingbin HU, Yang ZHANG, Haitao WANG, Ning LIU, Guangyao LI, Zheng WANG, Yu JI, Jinliang HU, Wei SONG, Jun CHENG, Liangchen YAN
-
Patent number: 11043644Abstract: The present disclosure provides a transistor acoustic sensor element and a method for manufacturing the same, an acoustic sensor and a portable device. The transistor acoustic sensor element comprises a gate, a gate insulating layer, a first electrode, an active layer and a second electrode arranged on a base substrate, wherein the active layer has a nanowire three-dimensional mesh structure and thus can vibrate under the action of sound signals, so that the output current of the transistor acoustic sensor element changes correspondingly. Since the active layer having the nanowire three-dimensional mesh structure can sensitively sense weak vibration of acoustic waves, the sensitivity to sound signals of the transistor acoustic sensor element is improved.Type: GrantFiled: April 10, 2018Date of Patent: June 22, 2021Assignees: BOE TECHNOLOGY GROUP CO., LTD., HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Qinghe Wang, Jinliang Hu, Rui Peng, Dongfang Wang, Guangcai Yuan
-
Publication number: 20190067608Abstract: The present disclosure provides a transistor acoustic sensor element and a method for manufacturing the same, an acoustic sensor and a portable device. The transistor acoustic sensor element comprises a gate, a gate insulating layer, a first electrode, an active layer and a second electrode arranged on a base substrate, wherein the active layer has a nanowire three-dimensional mesh structure and thus can vibrate under the action of sound signals, so that the output current of the transistor acoustic sensor element changes correspondingly. Since the active layer having the nanowire three-dimensional mesh structure can sensitively sense weak vibration of acoustic waves, the sensitivity to sound signals of the transistor acoustic sensor element is improved.Type: ApplicationFiled: April 10, 2018Publication date: February 28, 2019Inventors: Qinghe WANG, Jinliang HU, Rui PENG, Dongfang WANG, Guangcai YUAN