Patents by Inventor Jiro Miyake
Jiro Miyake has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11967008Abstract: A greenhouse management system includes an image display, a storage that configured to store information, a greenhouse analysis chart generator that configured to generate a plurality of different greenhouse analysis charts including time axes based on the information stored in the storage, and a greenhouse operation comparison assistance that configured to simultaneously display a plurality of different greenhouse analysis charts on the image display.Type: GrantFiled: August 25, 2020Date of Patent: April 23, 2024Assignee: OMRON CORPORATIONInventors: Kazunari Miyake, Jiro Iwata, Hiroshi Takagi, Atsushi Nagashima, Toshikazu Sugiki
-
Publication number: 20230408586Abstract: A voltage measurement device measures the voltage of at least one of series-connected battery cells, and includes one or more voltage detection circuits. Each voltage detection circuit includes: a first communication path; a mode control circuit that switches a mode of operation of the voltage detection circuit between normal and low-power modes; a first communication control circuit (communication control circuit) that transmits and receives a command signal to and from the first communication path; an activation signal detection circuit that detects an activation signal input from the first communication path; and an alarm generation circuit that, in the low-power mode, generates and outputs an alarm signal indicating an anomaly in the battery cells to the first communication path. In the low-power mode, when the activation signal detection circuit detects the activation signal, the mode control circuit switches the mode of operation to the normal mode.Type: ApplicationFiled: August 25, 2023Publication date: December 21, 2023Inventors: Jiro MIYAKE, Naohisa HATANI
-
Publication number: 20230402865Abstract: A cell stack management system includes a cell monitoring unit that measures an output voltage of a plurality of power storage cells, a battery management unit that manages a cell stack, and a first communication network that connects the cell monitoring unit and the battery management unit. The battery management unit includes: a first communication circuit connected to the first communication network; a second communication circuit connected to a second communication network for connecting to a higher-level system; a control circuit that controls the battery management unit; and a control circuit power supply. The cell stack management system includes a normal mode and a low-power mode as modes of operation. During transition from the low-power mode to the normal mode, the first communication circuit activates at least one of the control circuit power supply, the control circuit, or the second communication circuit.Type: ApplicationFiled: August 28, 2023Publication date: December 14, 2023Inventors: Tsutomu SAKAKIBARA, Naohisa HATANI, Hitoshi KOBAYASHI, Jiro MIYAKE, Ken MARUYAMA, Toshinobu NAGASAWA, Toshiaki OZEKI, Goro MORI
-
Patent number: 11754598Abstract: A voltage measurement device includes: a plurality of voltage detection circuits which measure cell voltages of a plurality of cells connected in series. Each of the plurality of voltage detection circuits includes: a device address generating circuit which generates a device address according to a first address assignment command received from a preceding voltage detection circuit located at a preceding stage; and an address assignment command generating circuit which generates a second address assignment command according to the first address assignment command, and sends the second address assignment command to a next voltage detection circuit located at a next stage.Type: GrantFiled: August 19, 2020Date of Patent: September 12, 2023Assignee: NUVOTON TECHNOLOGY CORPORATION JAPANInventors: Naohisa Hatani, Jiro Miyake
-
Patent number: 11680991Abstract: A voltage measurement device is a voltage measurement device including a plurality of voltage detection circuits which measure cell voltages of a plurality of cells connected in series. Each of the plurality of voltage detection circuits includes: a communication end information holding circuit which holds communication end information specifying, as at least one communication end position, at least one of the plurality of voltage detection circuits; and a communication control circuit which controls transfer for sending a communication command received from a preceding voltage detection circuit located at a preceding stage to a next voltage detection circuit located at a next stage, according to the communication end information.Type: GrantFiled: August 20, 2020Date of Patent: June 20, 2023Assignee: NUVOTON TECHNOLOGY CORPORATION JAPANInventors: Naohisa Hatani, Jiro Miyake
-
Publication number: 20200379019Abstract: A voltage measurement device includes: a plurality of voltage detection circuits which measure cell voltages of a plurality of cells connected in series. Each of the plurality of voltage detection circuits includes: a device address generating circuit which generates a device address according to a first address assignment command received from a preceding voltage detection circuit located at a preceding stage; and an address assignment command generating circuit which generates a second address assignment command according to the first address assignment command, and sends the second address assignment command to a next voltage detection circuit located at a next stage.Type: ApplicationFiled: August 19, 2020Publication date: December 3, 2020Inventors: Naohisa HATANI, Jiro MIYAKE
-
Publication number: 20200379052Abstract: A voltage measurement device is a voltage measurement device including a plurality of voltage detection circuits which measure cell voltages of a plurality of cells connected in series. Each of the plurality of voltage detection circuits includes: a communication end information holding circuit which holds communication end information specifying, as at least one communication end position, at least one of the plurality of voltage detection circuits; and a communication control circuit which controls transfer for sending a communication command received from a preceding voltage detection circuit located at a preceding stage to a next voltage detection circuit located at a next stage, according to the communication end information.Type: ApplicationFiled: August 20, 2020Publication date: December 3, 2020Inventors: Naohisa HATANI, Jiro MIYAKE
-
Patent number: 7877576Abstract: When an interruption instruction occurs in an information processing apparatus including a CPU and a coprocessor, execution of a single dedicated instruction “GETACX Dm,Dn” performs saving of necessary data from all registers. “Dm” is a value output from a general register group 104 to a first data input bus 120. Each of calculation units implemented in a coprocessor 110 recognizes a value stored therein. If a value “Dm” specifies one of the calculation units, the specified calculation unit outputs, to a selector 116, data stored in a register included in the specified calculation unit. An implemented calculation unit information output circuit 117 stores therein the count of the calculation units implemented in the coprocessor 110. If a value of the first data input bus 120 is greater than the count of the calculation units, the implemented calculation unit information output circuit 117 outputs a value “1” to a flag register 102.Type: GrantFiled: February 19, 2008Date of Patent: January 25, 2011Assignee: Panasonic CorporationInventors: Toru Morikawa, Jiro Miyake, Hiroyuki Mizohata
-
Publication number: 20080313429Abstract: When an interruption instruction occurs in an information processing apparatus including a CPU and a coprocessor, execution of a single dedicated instruction “GETACX Dm,Dn” performs saving of necessary data from all registers. “Dm” is a value output from a general register group 104 to a first data input bus 120. Each of calculation units implemented in a coprocessor 110 recognizes a value stored therein. If a value “Dm” specifies one of the calculation units, the specified calculation unit outputs, to a selector 116, data stored in a register included in the specified calculation unit. An implemented calculation unit information output circuit 117 stores therein the count of the calculation units implemented in the coprocessor 110. If a value of the first data input bus 120 is greater than the count of the calculation units, the implemented calculation unit information output circuit 117 outputs a value “1” to a flag register 102.Type: ApplicationFiled: February 19, 2008Publication date: December 18, 2008Inventors: Toru Morikawa, Jiro Miyake, Hiroyuki Mizohata
-
Publication number: 20080059777Abstract: An execution program holder holds an execution program that includes execution instructions and configuration instructions that are executed together by a processor. A reconfigurable processing device comprises a programmable device that can reconfigure a circuit, and executes process contents that are instructed through executing the execution instructions by the processor. A circuit information holding and configuration controller holds circuit information that is designated when the processor executes the configuration instructions, and incorporates the reconfigurable processing device with that circuit information to configure a circuit.Type: ApplicationFiled: August 29, 2007Publication date: March 6, 2008Inventors: Jiro Miyake, Ryoji Kusunoki, Toru Morikawa, Hiroyuki Mizohata, Yasunori Shimizu
-
Patent number: 7308442Abstract: In order to acquire answer information to be searched from a large amount of question information, there is provided an FAQ search engine which can acquire an appropriate term and acquire appropriate information by using the term as a search keyword. It comprises a document of describing a search keyword, a terminal unit for acquiring the search keyword from the document and inputting the search keyword, a database which has a keyword group consisting of search keywords obtained by adding numbers to the keywords described in the document, and an FAQ data group for managing FAQ data relevant to the numbers, a number acquisition portion for acquiring the number corresponding to the provided search keyword out of the keyword group, a data extract portion for acquiring FAQ data corresponding to the number acquired from the number acquisition portion out of the FAQ data group, and an FAQ display portion for displaying the FAQ data on the terminal unit.Type: GrantFiled: December 8, 2004Date of Patent: December 11, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Midori Takahashi, Jiro Miyake, Shinobu Kanda
-
Publication number: 20060202731Abstract: A clock signal is provided with amplitudes of a plurality of levels and flip-flop circuits having different threshold values are used so that at least two different frequencies can be simultaneously supplied through one clock signal line.Type: ApplicationFiled: March 9, 2006Publication date: September 14, 2006Inventors: Akira Takahashi, Jiro Miyake, Toru Morikawa
-
Publication number: 20050187919Abstract: In order to acquire answer information to be searched from a large amount of question information, there is provided an FAQ search engine which can acquire an appropriate term and acquire appropriate information by using the term as a search keyword. It comprises a document of describing a search keyword, a terminal unit for acquiring the search keyword from the document and inputting the search keyword, a database which has a keyword group consisting of search keywords obtained by adding numbers to the keywords described in the document, and an FAQ data group for managing FAQ data relevant to the numbers, a number acquisition portion for acquiring the number corresponding to the provided search keyword out of the keyword group, a data extract portion for acquiring FAQ data corresponding to the number acquired from the number acquisition portion out of the FAQ data group, and an FAQ display portion for displaying the FAQ data on the terminal unit.Type: ApplicationFiled: December 8, 2004Publication date: August 25, 2005Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Midori Takahashi, Jiro Miyake, Shinobu Kanda
-
Patent number: 6047371Abstract: To provide a signal processor for performing processing in fewer cycles by selecting one of the two different operations in accordance with a flag signal and performing the selected operation without the use of a conditional branch instruction, the signal processor is provided with an instruction decoder, a control selecting circuit, a selecting circuit and an arithmetic unit. The instruction decoder decodes an instruction to output two control signals. The control selecting circuit is connected to the instruction decoder and selects one of the control signals in accordance with a flag signal stored in a flag holding circuit to output the selected signal. The selecting circuit selects one of a plurality of input data in accordance with the control signal outputted by the control selecting circuit and outputs the selected data. The arithmetic unit performs an operation on the data outputted by the selecting circuit.Type: GrantFiled: August 11, 1997Date of Patent: April 4, 2000Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Jiro Miyake, Miki Urano, Genichiro Inoue
-
Patent number: 5926229Abstract: According to the signal processing method of the invention, control data is previously generated by using the name of a control signal included in an object signal, and then, the object signal including the control signal is input. The name of the control signal in the control data is substituted with the content of the control signal included in the object signal, and then the object signal is processed by a signal processing unit by using the control data including the content of the control signal. Therefore, the signal processing unit can change the processing to be performed on the object signal in accordance with the content of the control signal included in the object signal.Type: GrantFiled: October 17, 1995Date of Patent: July 20, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shintaro Tsubata, Kazuki Ninomiya, Jiro Miyake, Tamotsu Nishiyama
-
Patent number: 5886912Abstract: A plurality of processing elements are connected in cascade so as to constitute a single signal processing apparatus. The signal processing apparatus has a first path for transferring an input data signal and a second path for transferring a processing result of the input data signal.Type: GrantFiled: November 14, 1995Date of Patent: March 23, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Jiro Miyake, Kazuki Ninomiya, Tamotsu Nishiyama
-
Patent number: 5777688Abstract: A plurality of signal processing elements are cascade-connected to form a signal processor having three signal paths. The signal processor is a small-sized device which can be shared by sum-of-products calculation and division. In each signal processing element, first and second shifters and an adder-subtracter are used for performing shift addition for multiplication of a variable by a constant which is a basis of the sum-of-products calculation. The adder-subtracter and a third shifter for shifting a result obtained by the adder-subtracter are used for performing subtraction and shifting for obtaining a partial quotient and a partial remainder of division. The partial quotient thus obtained is transferred to the signal processing element in the next stage through a flag holding circuit.Type: GrantFiled: May 10, 1996Date of Patent: July 7, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Jiro Miyake, Kazuki Ninomiya, Miki Urano, Shintaro Tsubata, Tamotsu Nishiyama
-
Patent number: 5771185Abstract: In order to establish connections of plural arithmetic units capable of performing basic functions such as filtering in various connection ways, a bus switch is provided which has a plurality of input data lines connected with output terminals of the arithmetic units, at least one external input data line, a plurality of output data lines connected with input terminals of the arithmetic units, and at least one external output data line. In addition, two register sets are provided which hold arithmetic control information designating contents of processes to be performed by the arithmetic units and connection control information designating connection ways within the bus switch. Depending on the broadcasting system, information held by one of the register sets and information held by the other are updated, and, according to a process algorithm, either one of the two register sets is selected.Type: GrantFiled: December 16, 1996Date of Patent: June 23, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Jiro Miyake, Tamotsu Nishiyama, Katsuya Hasegawa, Kazuki Ninomiya
-
Patent number: 5764091Abstract: A duty ratio-guaranteed reference clock signal and a duty ratio-unguaranteed drive clock signal serve as input to a clock signal waveform-correcting system in accordance with this invention. The system thereafter puts out a post-correction drive clock signal that is duty ratio-guaranteed. The system has a phase comparator and a switch circuit. The phase comparator puts out a HIGH signal as long as the reference clock signal and the drive clock signal disagree in logical level. The switch circuit transmits an inverted signal as a result of inverting the drive clock signal, to an output signal of a first buffer to which the drive clock signal is applied. A second buffer takes in the output signal and puts out a post-correction drive clock signal.Type: GrantFiled: January 24, 1996Date of Patent: June 9, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masaya Sumita, Jiro Miyake
-
Processing of pixel data at an operating frequency higher than the sampling rate of the input signal
Patent number: 5751375Abstract: A coprocessor is incorporated in a processor comprising a CPU, an instruction cache, a data memory, a bus controller, an interruption control section and a DMA controller. This coprocessor has a parallel sum-of-products arithmetic operation section, a comparator, an I/O register section, and a sum-of-products factor register section. A frame memory, provided on the input side, stores MUSE or NTSC signals digitized per pixel. The DMA is in control of the transfer of data between the input-side frame memory and the data memory as well as the transfer of data between a frame memory provided on the output side and the data memory. Pixel data stored in the data memory is processed according to broadcasting systems by the switching of sum-of-products factors on the basis of software.Type: GrantFiled: February 12, 1997Date of Patent: May 12, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazuki Ninomiya, Tamotsu Nishiyama, Jiro Miyake, Katsuya Hasegawa