Patents by Inventor Jiyun Li
Jiyun Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11257535Abstract: Embodiments of the disclosure are drawn to apparatuses and methods for managing access counts of wordlines of a memory. Repeated access to an aggressor wordline may cause increased data degradation in nearby victim wordlines of the memory. The access count of a given wordline may be stored in counter memory cells positioned along that wordline. When the wordline is accessed, the counter memory cells may be read out to refresh circuit, which may determine the access count based on the values stored in the counter memory cells. If the access count is below a threshold, the access count may be incremented and written back to the counter memory cells. If the access count is above the threshold, the refresh circuit may signal that the accessed wordline is an aggressor, and may reset the value of the access count before writing it back to the counter memory cells.Type: GrantFiled: July 22, 2020Date of Patent: February 22, 2022Assignee: Micron Technology, Inc.Inventors: Michael A. Shore, Jiyun Li
-
Publication number: 20220012125Abstract: Methods, systems, and devices for a compression method for defect visibility in a memory device are described. A memory device may identify one or more errors associated with a set of memory cells of a memory array in the device based on a first set of data associated with the first set of memory cells. The memory device may generate an indication of a location of the one or more errors in the first set of memory cells and compress the first set of data to generate an error flag based on identifying the one or more errors. The memory device may output the error flag and the indication of the location based on generating the error flag and the indication.Type: ApplicationFiled: July 10, 2020Publication date: January 13, 2022Inventors: Jiyun Li, Johnathan L. Gossi
-
Publication number: 20210407583Abstract: The address of victim rows may be determined based on rows that are accessed in a memory. The victim addresses may be stored and associated with a count for every time a victim row is “victimized.” When the count for a victim row reaches a threshold, the victim row may be refreshed to preserve data stored in the row. After the victim row has been refreshed, the count may be reset. When a victim row is accessed, the count may also be reset. The counts may be adjusted for closer victim rows (e.g., +/?1) at a faster rate than counts for more distant victim rows (e.g., +/?2). This may cause closer victim rows to be refreshed at a higher rate than more distant victim rows.Type: ApplicationFiled: September 9, 2021Publication date: December 30, 2021Applicant: Micron Technology, Inc.Inventors: Daniel B. Penney, Jason M. Brown, Nathaniel J. Meier, Timothy B. Cowles, Jiyun Li
-
Patent number: 11200942Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, and methods for lossy row access counting. Row addresses along a to address bus may be sampled. When the row address is sampled it may be compared to a plurality of stored addresses in a data storage unit. If the sampled address matches one of the stored addresses, a count value associated with that address may be updated in a first direction (such as being increased). Periodically, all of the count values may also be updated in a second direction (for example, decreased).Type: GrantFiled: August 23, 2019Date of Patent: December 14, 2021Assignee: Micron Technology, Inc.Inventors: Matthew D. Jenkinson, Jiyun Li, Dennis G. Montierth, Nathaniel J. Meier
-
Publication number: 20210358539Abstract: Memory devices and methods of operating memory devices in which refresh management operations can be scheduled on an as-needed basis for those memory portions where activity (e.g., activations in excess of a predetermined threshold) warrants a refresh management operation are disclosed. In one embodiment, an apparatus comprises a memory including a memory location, and circuitry configured to determine a count corresponding to a number of activations at the memory location, to schedule a refresh management operation for the memory location in response to the count exceeding a first predetermined threshold, and to decrease the count by an amount corresponding to the first predetermined threshold in response to executing the scheduled refresh management operation. The circuitry may be further configured to disallow, in response to determining that the count has reached a maximum permitted value, further activations at the memory location until after the count has been decreased.Type: ApplicationFiled: July 28, 2021Publication date: November 18, 2021Inventors: Timothy B. Cowles, Dean D. Gans, Jiyun Li, Nathaniel J. Meier, Randall J. Rooney
-
Patent number: 11158364Abstract: The address of victim rows may be determined based on rows that are accessed in a memory. The victim addresses may be stored and associated with a count for every time a victim row is “victimized.” When the count for a victim row reaches a threshold, the victim row may be refreshed to preserve data stored in the row. After the victim row has been refreshed, the count may be reset. When a victim row is accessed, the count may also be reset. The counts may be adjusted for closer victim rows (e.g., +/?1) at a faster rate than counts for more distant victim rows (e.g., +/?2). This may cause closer victim rows to be refreshed at a higher rate than more distant victim rows.Type: GrantFiled: May 31, 2019Date of Patent: October 26, 2021Assignee: Micron Technology, Inc.Inventors: Daniel B. Penney, Jason M. Brown, Nathaniel J. Meier, Timothy B. Cowles, Jiyun Li
-
Publication number: 20210304813Abstract: An apparatus may include a refresh control circuit with multiple timing circuits. The timing circuits may be used to control steal rates, e.g., the rate of refresh time slots dedicated to healing victim word lines of row hammers. The timing circuits may be controlled to allow independent adjustment of the steal rates for different victim word lines. Thus, different victim word lines may be refreshed at different rates and the different rates may be independent of one another.Type: ApplicationFiled: June 15, 2021Publication date: September 30, 2021Applicant: Micron Technology, Inc.Inventors: Timothy B. Cowles, Jiyun Li, Beau D. Barry, Matthew D. Jenkinson, Nathaniel J. Meier, Michael A. Shore, Adam J. Grenzebach, Dennis G. Montierth
-
Patent number: 11127436Abstract: An example apparatus includes an array of memory cells. Each memory cell includes an access device. Each access device includes a first source/drain region, a second source/drain region, and a gate opposing a channel connecting the first source/drain region and the second source/drain region. Each access device further includes a storage node. The example apparatus further includes a plurality of sense lines coupled to the first source/drain region of a different respective memory cell of the array of memory cells. The example apparatus further includes a plurality of access lines, wherein each access line includes at least one conductive pathway formed between the access line and a source/drain region of an access device coupled to the access line. The example apparatus further includes a shunt sense line coupled to the additional access device where the conductive pathway is formed.Type: GrantFiled: December 11, 2019Date of Patent: September 21, 2021Assignee: Micron Technology, Inc.Inventor: Jiyun Li
-
Publication number: 20210249416Abstract: Some embodiments include an integrated assembly having first conductive lines which extend along a first direction, and having second conductive lines over the first conductive lines and which extend along a second direction that crosses the first direction. Capacitors are over the second conductive lines. The second conductive lines are operatively proximate active structures to gatedly couple a first set of the capacitors to the first conductive lines through the active structures. Shield structures are between the first conductive lines and extend along the first direction. A voltage source is electrically coupled to the shield structures through a second set of the capacitors. Some embodiments include assemblies having two or more decks stacked one atop another.Type: ApplicationFiled: February 10, 2020Publication date: August 12, 2021Applicant: Micron Technology, Inc.Inventors: Jiyun Li, Scott J. Derner
-
Patent number: 11087819Abstract: Memory devices and methods of operating memory devices in which refresh management operations can be scheduled on an as-needed basis for those memory portions where activity (e.g., activations in excess of a predetermined threshold) warrants a refresh management operation are disclosed. In one embodiment, an apparatus comprises a memory including a memory location, and circuitry configured to determine a count corresponding to a number of activations at the memory location, to schedule a refresh management operation for the memory location in response to the count exceeding a first predetermined threshold, and to decrease the count by an amount corresponding to the first predetermined threshold in response to executing the scheduled refresh management operation. The circuitry may be further configured to disallow, in response to determining that the count has reached a maximum permitted value, further activations at the memory location until after the count has been decreased.Type: GrantFiled: October 9, 2019Date of Patent: August 10, 2021Assignee: Micron Technology, Inc.Inventors: Timothy B. Cowles, Dean D. Gans, Jiyun Li, Nathaniel J. Meier, Randall J. Rooney
-
Patent number: 11074964Abstract: Some embodiments include an integrated assembly having a first digit line coupled with SENSE AMPLIFIER circuitry. The first digit line has a first region distal from the SENSE AMPLIFIER circuitry. A second digit line is coupled with the SENSE AMPLIFIER circuitry and has a second region distal from the SENSE AMPLIFIER circuitry. PRECHARGE circuitry includes one or more first equalization transistors proximate the first and second regions, and includes a second equalization transistor proximate the SENSE AMPLIFIER circuitry. Some embodiments include an integrated assembly having a first digit line coupled with SENSE AMPLIFIER circuitry. The first digit line has a first region distal from the SENSE AMPLIFIER circuitry. A second digit line is coupled with the SENSE AMPLIFIER circuitry and has a second region distal from the SENSE AMPLIFIER circuitry. PRECHARGE circuitry includes an electrical connection coupling the first and second regions to one another.Type: GrantFiled: March 20, 2020Date of Patent: July 27, 2021Assignee: Micron Technology, Inc.Inventors: Christopher J. Kawamura, Jiyun Li
-
Patent number: 11069393Abstract: An apparatus may include a refresh control circuit with multiple timing circuits. The timing circuits may be used to control steal rates, e.g., the rate of refresh time slots dedicated to healing victim word lines of row hammers. The timing circuits may be controlled to allow independent adjustment of the steal rates for different victim word lines. Thus, different victim word lines may be refreshed at different rates and the different rates may be independent of one another.Type: GrantFiled: June 4, 2019Date of Patent: July 20, 2021Assignee: Micron Technology, Inc.Inventors: Timothy B. Cowles, Jiyun Li, Beau D. Barry, Matthew D. Jenkinson, Nathaniel J. Meier, Michael A. Shore, Adam J. Grenzebach, Dennis G. Montierth
-
Patent number: 11069385Abstract: Some embodiments include an integrated assembly having a second deck over a first deck. A first true digit line has first and second segments along the first deck. A first complementary digit line has third and fourth segments along the second deck. The first true digit line is comparatively compared to the first complementary digit line. A second true digit line has a third region along the first deck and a fourth region along the second deck. The third region is adjacent the first segment, and the fourth region is adjacent the third segment. A second complementary digit line has a fifth region along the first deck and has a sixth region along the second deck. The fifth region is adjacent the second segment, and the sixth region is adjacent the fourth segment. The second true digit line is comparatively compared to the second complementary digit line.Type: GrantFiled: March 31, 2020Date of Patent: July 20, 2021Assignee: Micron Technology, Inc.Inventors: Jiyun Li, Scott J. Derner
-
Patent number: 11043500Abstract: Some embodiments include an integrated assembly having a first deck, and having a second deck over the first deck. A first true digit line has a first region along the first deck, and has a second region along the second deck. A first complementary digit line has a first region along the first deck, and has a second region along the second deck. The first true digit line is comparatively compared to the first complementary digit line through SENSE AMPLIFIER circuitry. A second digit line has a first region along the first deck and laterally adjacent the first region of the first complementary digit line, and has a second region along the second deck and laterally adjacent the second region of the first true digit line.Type: GrantFiled: March 19, 2020Date of Patent: June 22, 2021Assignee: Micron Technology, Inc.Inventor: Jiyun Li
-
Publication number: 20210183411Abstract: An example apparatus includes an array of memory cells. Each memory cell includes an access device. Each access device includes a first source/drain region, a second source/drain region, and a gate opposing a channel connecting the first source/drain region and the second source/drain region. Each access device further includes a storage node. The example apparatus further includes a plurality of sense lines coupled to the first source/drain region of a different respective memory cell of the array of memory cells. The example apparatus further includes a plurality of access lines, wherein each access line includes at least one conductive pathway formed between the access line and a source/drain region of an access device coupled to the access line. The example apparatus further includes a shunt sense line coupled to the additional access device where the conductive pathway is formed.Type: ApplicationFiled: December 11, 2019Publication date: June 17, 2021Inventor: Jiyun Li
-
Patent number: 10937517Abstract: An exemplary memory includes a memory cell array configured to store a plurality of data bits each associated with a respective column plane, and an input/output circuit including a compression circuit configured to provide error data based on a comparison between a bit of the plurality of data bits received from the memory cell array and an expected value and based on a respective column plane of the memory cell array with which the bit is associated. The compression circuit is further configured to encode a column plane error code based on the error data for provision to a data terminal.Type: GrantFiled: November 15, 2019Date of Patent: March 2, 2021Assignee: Micron Technology, Inc.Inventors: Eric J. Rich-Plotkin, Christopher G. Wieduwilt, Boon Hor Lam, Greg S. Hendrix, Shawn M. Hilde, Jiyun Li, Dennis G. Montierth
-
Publication number: 20210057013Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, and methods for lossy row access counting. Row addresses along a to address bus may be sampled. When the row address is sampled it may be compared to a plurality of stored addresses in a data storage unit. If the sampled address matches one of the stored addresses, a count value associated with that address may be updated in a lust direction (such as being increased). Periodically, all of the count values may also be updated in a second direction (for example, decreased).Type: ApplicationFiled: August 23, 2019Publication date: February 25, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Matthew D. Jenkinson, Jiyun Li, Dennis G. Montierth, Nathaniel J. Meier
-
Patent number: 10896722Abstract: Some embodiments include an integrated assembly having first memory cells in a first array and second memory cells in a second array. First and second digit lines extend along columns of the first and second arrays, respectively. The first digit lines are comparatively coupled with the second digit lines through sense-amplifier-circuitry. The sense-amplifier-circuitry is distributed amongst at least two patch locations. A first of the patch locations has a first portion of the sense-amplifier-circuitry and has a first local column-select-structure. A second of the patch locations has a second portion of the sense-amplifier-circuitry and has a second local column-select-structure. A column-select-bus extends from decoder-circuitry to the first and second local column-select-structures. The column-select-bus is selectively coupled to the first and second local column-select-structures through first and second switches, respectively.Type: GrantFiled: November 15, 2019Date of Patent: January 19, 2021Assignee: Micron Technology, Inc.Inventors: Jiyun Li, Charles L. Ingalls
-
Publication number: 20200388325Abstract: An apparatus may include a refresh control circuit with multiple timing circuits. The timing circuits may be used to control steal rates, e.g., the rate of refresh time slots dedicated to healing victim word lines of row hammers. The timing circuits may be controlled to allow independent adjustment of the steal rates for different victim word lines. Thus, different victim word lines may be refreshed at different rates and the different rates may be independent of one another.Type: ApplicationFiled: June 4, 2019Publication date: December 10, 2020Applicant: Micron Technology, Inc.Inventors: Timothy B. Cowles, Jiyun Li, Beau D. Barry, Matthew D. Jenkinson, Nathaniel J. Meier, Michael A. Shore, Adam J. Grenzebach, Dennis G. Montierth
-
Publication number: 20200381040Abstract: The address of victim rows may be determined based on rows that are accessed in a memory. The victim addresses may be stored and associated with a count for every time a victim row is “victimized.” When the count for a victim row reaches a threshold, the victim row may be refreshed to preserve data stored in the row. After the victim row has been refreshed, the count may be reset. When a victim row is accessed, the count may also be reset. The counts may be adjusted for closer victim rows (e.g., +/?1) at a faster rate than counts for more distant victim rows (e.g., +/?2). This may cause closer victim rows to be refreshed at a higher rate than more distant victim rows.Type: ApplicationFiled: May 31, 2019Publication date: December 3, 2020Applicant: Micron Technology, Inc.Inventors: Daniel B. Penney, Jason M. Brown, Nathaniel J. Meier, Timothy B. Cowles, Jiyun Li