Patents by Inventor Jody J. Van Horn
Jody J. Van Horn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9535113Abstract: A method, apparatus and computer program product for testing semiconductor products that combines multiple techniques. Depending on the requirements, different ones of the techniques are emphasized over the other techniques. The testing applies a technique to achieve a higher single defect acceleration parameter at the expense of a second parameter, thus enabling acceleration of defects that require higher voltage or higher temperature than a traditional “Burn In” can achieve, which defects would otherwise go unaccelerated. The method manages the adaptation of the different techniques, e.g., how it decides to favor one technique over the other, and how it carries out the favoring of one or more particular techniques in a given test situation. Thus, acceleration to defectivity (defect type and quantity) may be tailored in real time by uniquely leveraging the duration spent in a given section of a process flow based on the prevalence of unique defect types.Type: GrantFiled: January 21, 2016Date of Patent: January 3, 2017Assignee: International Business Machines CorporationInventors: David A. Grosch, Gregory V. Miller, Brian C. Noble, Ann L. Swift, Joel Thomas, Jody J. Van Horn
-
Patent number: 9152517Abstract: Test equipment provides interrupt capability to automatic testing as a means of actively controlling temperature of the device under test. A processor coupled to memory is responsive to computer-executable instructions contained in the memory. A test socket is coupled to a device under test and coupled to the processor. The processor is configured to interrupt an application pattern running on the device under test. In response to interrupting the application pattern, the processor is configured to cause a control pattern to run on the device under test and then cause the application pattern to restart running from the point of interruption on the device under test.Type: GrantFiled: April 21, 2011Date of Patent: October 6, 2015Assignee: International Business Machines CorporationInventors: Harold Chase, Dennis R. Conti, James M. Crafts, David L. Gardell, Andrew T. Holle, Adrian Patrascu, Jody J. Van Horn
-
Publication number: 20120272100Abstract: Test equipment provides interrupt capability to automatic testing as a means of actively controlling temperature of the device under test. A processor coupled to memory is responsive to computer-executable instructions contained in the memory. A test socket is coupled to a device under test and coupled to the processor. The processor is configured to interrupt an application pattern running on the device under test. In response to interrupting the application pattern, the processor is configured to cause a control pattern to run on the device under test and then cause the application pattern to restart running from the point of interruption on the device under test.Type: ApplicationFiled: April 21, 2011Publication date: October 25, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Harold Chase, Dennis R. Conti, James M. Crafts, David L. Gardell, Andrew T. Holle, Adrian Patrascu, Jody J. Van Horn
-
Patent number: 7298161Abstract: A method and system for predicting gate reliability. The method comprises the steps of stressing a gate dielectric test site to obtain gate dielectric test site data and using the test site data to predict gate reliability. Preferably, the test structure and the product structure are integrated in such a manner that a test site occupies some of the product area and the product itself occupies the remainder of the product area.Type: GrantFiled: March 24, 2005Date of Patent: November 20, 2007Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Ronald J. Bolam, Edward J. Nowak, Alvin W. Strong, Jody J. Van Horn, Ernest Y. Wu
-
Patent number: 7265561Abstract: According to the present invention, a method of controlling the burning in of at least one I/C device in a burn in tool is provided. For high power device, the tool has a heat sink positioned to contact each device being burned in, and has a socket for mounting each device to be burned in, and a power source to supply electrical current to burn in each device. The method includes the steps of continuously monitoring at least one process parameter selected from the group of current, voltage, power and temperature, and varying the voltage to maintain at least one of the parameters at or below a given value. Also, a technique for burning in low power devices without a heat sink is provided. The invention also contemplates a tool for performing the above method.Type: GrantFiled: September 30, 2003Date of Patent: September 4, 2007Assignee: International Business Machines CorporationInventors: Dennis R. Conti, Roger Gamache, David L. Gardell, Marc D. Knox, Jody J Van Horn
-
Patent number: 7000162Abstract: Disclosed is an integrated circuit device, comprising: a first power rail for supplying power to first latch and a circuit during a first clock phase; a second power rail for supplying power to a second latch during a second clock phase; and the circuit coupled between an output of the first latch and an input of the second latch.Type: GrantFiled: August 8, 2001Date of Patent: February 14, 2006Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Norman J. Rohrer, Jody J. Van Horn
-
Patent number: 6891359Abstract: A method and system for predicting gate reliability. The method comprises the steps of stressing a gate dielectric test site to obtain gate dielectric test site data and using the test site data to predict gate reliability. Preferably, the test structure and the product structure are integrated in such a manner that a test site occupies some of the product area and the product itself occupies the remainder of the product area.Type: GrantFiled: January 24, 2003Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Ronald J. Bolam, Edward J. Nowak, Alvin W. Strong, Jody J. Van Horn, Ernest Y. Wu
-
Publication number: 20040145384Abstract: A method and system for predicting gate reliability. The method comprises the steps of stressing a gate dielectric test site to obtain gate dielectric test site data and using the test site data to predict gate reliability. Preferably, the test structure and the product structure are integrated in such a manner that a test site occupies some of the product area and the product itself occupies the remainder of the product area.Type: ApplicationFiled: January 24, 2003Publication date: July 29, 2004Applicant: International Business Machines CorporationInventors: Kerry Bernstein, Ronald J. Bolam, Edward J. Nowak, Alvin W. Strong, Jody J. Van Horn, Ernest Y. Wu
-
Patent number: 6763314Abstract: A system for modifying the power up and diagnostic procedure of systems such that the system voltage is lowered to a predetermined voltage level that has been shown to detect delay faults. The system conducts the normal procedure of power up/diagnostic routines at the described VLV condition and then logs failures to this VLV condition. Upon completion of the VLV power up, the system is shut down normally and then subsequently powered up again at the normal voltage conditions. Discrepancies between the VLV power up/diagnostics are noted in the system log and communicated appropriately.Type: GrantFiled: September 28, 2001Date of Patent: July 13, 2004Assignee: International Business Machines CorporationInventors: Phillip J. Nigh, Jody J. Van Horn
-
Patent number: 6618682Abstract: A method and system are provided that minimize wafer or package level test time without adversely impacting yields in downstream manufacturing processes or degrading outgoing quality levels. The method provides optimization by determining, a priority, the most effective set of tests for a given lot or wafer. The invention implements a method using a processor-based system involving the integration of multiple sources of data that include: historical and realtime, product specific and lot specific, from wafer fabrication data (i.e., process measurements, defect inspections, and parametric testing), product qualification test results, physical failure analysis results and manufacturing functional test results. These various forms of data are used to determine an optimal set of tests to run using a test application sequence, on a given product to optimize test time with minimum risk to yield or product quality.Type: GrantFiled: April 20, 2001Date of Patent: September 9, 2003Assignee: International Business Machines CorporationInventors: Raymond J. Bulaga, Anne E. Gattiker, John L. Harris, Phillip J. Nigh, Leo A. Noel, William J. Thibault, Jody J. Van Horn, Donald L. Wheater
-
Publication number: 20030065484Abstract: A system for modifying the power up and diagnostic procedure of systems such that the system voltage is lowered to a predetermined voltage level that has been shown to detect delay faults. The system conducts the normal procedure of power up/diagnostic routines at the described VLV condition and then logs failures to this VLV condition. Upon completion of the VLV power up, the system is shut down normally and then subsequently powered up again at the normal voltage conditions. Discrepancies between the VLV power up/diagnostics are noted in the system log and communicated appropriately.Type: ApplicationFiled: September 28, 2001Publication date: April 3, 2003Inventors: Phillip J. Nigh, Jody J. Van Horn
-
Publication number: 20030030460Abstract: Disclosed is an integrated circuit device, comprising: a first power rail for supplying power to first latch and a circuit during a first clock phase; a second power rail for supplying power to a second latch during a second clock phase; and the circuit coupled between an output of the first latch and an input of the second latch.Type: ApplicationFiled: August 8, 2001Publication date: February 13, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kerry Bernstein, Norman J. Rohrer, Jody J. Van Horn
-
Publication number: 20020155628Abstract: A method and system are provided that minimize wafer or package level test time without adversely impacting yields in downstream manufacturing processes or degrading outgoing quality levels. The method provides optimization by determining, a priority, the most effective set of tests for a given lot or wafer. The invention implements a method using a processor-based system involving the integration of multiple sources of data that include: historical and realtime, product specific and lot specific, from wafer fabrication data (i.e., process measurements, defect inspections, and parametric testing), product qualification test results, physical failure analysis results and manufacturing functional test results. These various forms of data are used to determine an optimal set of tests to run using a test application sequence, on a given product to optimize test time with minimum risk to yield or product quality.Type: ApplicationFiled: April 20, 2001Publication date: October 24, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Raymond J. Bulaga, Anne E. Gattiker, John L. Harris, Phillip J. Nigh, Leo A. Noel, William J. Thibault, Jody J. Van Horn, Donald L. Wheater
-
Patent number: 5600257Abstract: An apparatus and a method for simultaneously testing or burning in all the integrated circuit chips on a product wafer. The apparatus comprises a glass ceramic carrier having test chips and means for connection to pads of a large number of chips on a product wafer. Voltage regulators on the test chips provide an interface between a power supply and power pads on the product chips, at least one voltage regulator for each product chip. The voltage regulators provide a specified Vdd voltage to the product chips, whereby the Vdd voltage is substantially independent of current drawn by the product chips. The voltage regulators or other electronic means limit current to any product chip if it has a short. The voltage regulator circuit may be gated and variable and it may have sensor lines extending to the product chip. The test chips can also provide test functions such as test patterns and registers for storing test results.Type: GrantFiled: August 9, 1995Date of Patent: February 4, 1997Assignee: International Business Machines CorporationInventors: James M. Leas, Robert W. Koss, George F. Walker, Charles H. Perry, Jody J. Van Horn