Patents by Inventor Joe W. Zhao
Joe W. Zhao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8402412Abstract: An embodiment of an integrated circuit is disclosed. For this embodiment, the integrated circuit includes circuit blocks. At least one transistor of a circuit block of the circuit blocks includes a portion of a semiconductor substrate having a diffusion layer. The circuit block has a relatively high diffusion pattern density as compared with others of the circuit blocks. The diffusion layer has an exposed surface active area constrained responsive to a design rule. The design rule is to limit to a maximum amount the surface active area in order to improve at least one parameter of the at least one transistor selected from a group consisting of an increase in switching speed and a decrease in leakage current of the at least one transistor of the circuit block having the relatively high diffusion pattern density.Type: GrantFiled: May 20, 2011Date of Patent: March 19, 2013Assignee: Xilinx, Inc.Inventors: Cinti X. Chen, Xiao-Yu Li, Joe W. Zhao
-
Patent number: 8311659Abstract: A method of analyzing integrated circuit (IC) product yield can include storing, within a memory of a system comprising a processor, parametric data from a manufacturing process of an IC and determining a measure of non-random variation for at least one parameter of the parametric data using a pattern detection technique. The processor can compare the measure of non-random variation to a randomness criteria and selectively output a notification indicating that variation in the parameter is non-random according to the comparison of the measure of non-random variation to the randomness criteria.Type: GrantFiled: September 9, 2009Date of Patent: November 13, 2012Assignee: Xilinx, Inc.Inventors: Cinti X. Chen, Joe W. Zhao
-
Patent number: 8166445Abstract: An embodiment of the present invention reduces resources needed to estimate the Icc Current Temperature Scaling Factor (ITSF) of a device, and provides a method and apparatus to estimate ITSF from the device speed and performance characteristics which can be measured at room temperature. In one embodiment, a method for estimating the ITSF of an integrated circuit includes: determining a level of propagation delay of a portion of the integrated circuit; and determining an estimated Icc current temperature scaling factor from a correlation between the level of the propagation delay and a modeled Icc current temperature scaling factor.Type: GrantFiled: September 11, 2009Date of Patent: April 24, 2012Assignee: Xilinx, Inc.Inventors: Cinti X. Chen, Yongjun Zheng, Joe W. Zhao
-
Patent number: 8000519Abstract: A method of evaluating an inline inspection recipe compares the capture rate of metal pattern defects in bounding boxes arising from failed electrical test vectors to the capture rate after the bounding box is shifted. A difference between the first and second capture rates indicates whether the inline inspection recipe is valid for capturing killer defects, or if the inline inspection recipe needs to be adjusted. In a particular example, the electrical test vectors are directed at a selected patterned metal layer of an FPGA (M6), and the metal pattern defect data for the selected patterned metal layer is mapped to the bounding box determined by the electrical test vector.Type: GrantFiled: April 4, 2007Date of Patent: August 16, 2011Assignee: Xilinx, Inc.Inventors: Yongjun Zheng, David Mark, Joe W. Zhao, Felino Encarnacion Pagaduan
-
Patent number: 7020860Abstract: Methods for monitoring and improving the fabrication process of integrated circuits using configurable devices are described. In one aspect, the method includes instantiating a test pattern on one or more configurable devices fabricated using the fabrication process, identifying an underperforming region of the configurable devices, and determining if the underperforming region is layout sensitive. At least one of the fabrication process and the layout of the configurable device can then be adjusted based on the determination. In some embodiments, the configurable device may be a programmable logic device, such as a field programmable logic array.Type: GrantFiled: March 24, 2004Date of Patent: March 28, 2006Assignee: Xilinx, Inc.Inventors: Joe W. Zhao, Xiao-Yu Li, Feng Wang, Zhi-Min Ling
-
Patent number: 6756674Abstract: An integrated circuit structure is disclosed wherein the capacitance between nearby conductive portions may be lowered using carbon-containing low k silicon oxide dielectric material, without contributing to the problem of via poisoning, by careful control of the carbon content of the dielectric material in two regions of the integrated circuit structure. The first region comprises the region between adjacent raised conductive lines formed over an underlying insulation layer, where undesirable capacitance may be formed horizontally between such adjacent conductive lines, while the second region comprises the region above the raised conductive lines where vias are normally formed extending upward from the raised conductive lines through the dielectric layer to an overlying layer of metal interconnects.Type: GrantFiled: October 22, 1999Date of Patent: June 29, 2004Assignee: LSI Logic CorporationInventors: Wilbur G. Catabay, Wei-Jen Hsia, Weidan Li, Joe W. Zhao
-
Patent number: 6368979Abstract: A dual damascene type of structure of vias and trenches formed using layers of low k dielectric material is disclosed, and a process for making same without damage to the low k dielectric material during removal of photoresist masks used respectively in the formation of the pattern of via openings and the pattern of trench openings in the layers of low k dielectric material. Damage to the low k dielectric material is avoided by forming a first layer of low k dielectric material on an integrated circuit structure; forming a first hard mask layer over the first layer of low k dielectric material; forming over the first hard mask layer a first photoresist mask having a pattern of via openings therein; and then etching the first hard mask layer through the first photoresist mask to form a first hard mask having the pattern of vias openings replicated therein, using an etch system which will also remove the first photoresist mask.Type: GrantFiled: June 28, 2000Date of Patent: April 9, 2002Assignee: LSI Logic CorporationInventors: Zhihai Wang, Wilbur G. Catabay, Joe W. Zhao
-
Patent number: 6297555Abstract: A method of forming titanium nitride barrier layers that are highly conformal, have high step coverage and low resistivity through a two stage deposition process is described. Low temperature deposition of titanium nitride barrier layer provides material of high conformity and good step coverage but of high resistivity. High temperature deposition of titanium nitride barrier layer yields material of low resistivity. Thus, a titanium nitride barrier layer deposited in separate steps at low temperature and high temperature by the method of the present invention is particularly suited for use in modern devices of increasing density that are characterized by narrow and deep contact holes.Type: GrantFiled: December 22, 1998Date of Patent: October 2, 2001Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Wei-Jen Hsia, Wilbur G. Catabay
-
Patent number: 6239499Abstract: Provided is a method and composition for obtaining consistent alignment mark profiles with both detectibiliy and detection accuracy for use in conjunction with CMP planarization processes in semiconductor fabrication. The method involves physical vapor deposition of metal over an angled, metal-lined alignment mark trench in the surface of a semiconductor wafer following wafer planarization by CMP. The shape of the trench creates a shadowing effect which produces minimal deposition in the angled region of the trench and overcomes asymmetric metal loss due to attack from slurry accumulating in the trench during CMP. The result is the formation of a reliable and reproducible alignment mark.Type: GrantFiled: November 23, 1998Date of Patent: May 29, 2001Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Shumay X. Dou, Wilbur Catabay
-
Patent number: 6232658Abstract: The invention comprises a process for forming a dielectric film having a compressive stress exhibited in the layers deposited onto an integrated circuit structure. This process includes depositing a first thin layer of dielectric material onto an integrated circuit structure, then exposing the integrated circuit structure to an elevated temperature. Then a second thin layer of dielectric material is deposited immediately overtop of the first thin layer of dielectric material, and then the integrated circuit structure is again exposed to an elevated temperature. The process is carried out to insure that the composite layer comprising the first and second deposited thin dielectric layers, after heat treatment, exhibits a residual stress which is compressive.Type: GrantFiled: June 30, 1999Date of Patent: May 15, 2001Assignee: LSI Logic CorporationInventors: Wilbur G. Catabay, Wei-Jen Hsia, Joe W. Zhao
-
Patent number: 6204192Abstract: A process is provided for removing etch residues from one or more openings formed in one or more layers of a low dielectric constant insulation material over a copper metal interconnect layer of an integrated circuit structure which includes cleaning exposed portions of the surface of the copper interconnect layer at the bottom of the one or more openings, the process comprising providing an anisotropic hydrogen plasma to cause a chemical reaction between ions in the plasma and the etch residues in the bottom of the one or more opening, including copper oxide on the exposed copper surface, to thereby clean the exposed portions of the copper surface, and to remove the etch residues without sputtering the copper at the bottom of the opening.Type: GrantFiled: March 29, 1999Date of Patent: March 20, 2001Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Wei-Jen Hsia, Wilbur G. Catabay
-
Patent number: 6157087Abstract: Provided is a method and composition for protecting alignment mark trench walls from attack by CMP slurry accumulating in an alignment mark trench during CMP processing. In a preferred embodiment, a metal organic chemical vapor deposition titanium nitride (MOCVDTiN) layer is deposited over a conventionally applied bulk tungsten layer prior to commencing CMP operations. This MOCVDTiN layer is resistant to CMP slurry attack. As a result, the tungsten trench profile remains a consistent and reliable alignment mark.Type: GrantFiled: April 12, 1999Date of Patent: December 5, 2000Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Shumay X. Dou, Keith K. Chao
-
Patent number: 6060787Abstract: Provided is a method and composition for reducing the rate of, and rendering more uniform the oxidation of alignment mark trench side walls by CMP slurry accumulating in an alignment mark trench during CMP processing. In a preferred embodiment, a nucleation layer of tungsten having an equiaxed grain structure with fine grain size and conformity is deposited over a conventionally applied bulk tungsten layer prior to commencing CMP operations. The fine grain size and equiaxed grain structure of this nucleation layer make it more resistant and more uniform in response to slurry attack. As a result, the tungsten trench profile remains a consistent and reliable alignment mark.Type: GrantFiled: July 27, 1999Date of Patent: May 9, 2000Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Shumay X. Dou, Keith K. Chao
-
Patent number: 6059637Abstract: Described is an improvement in a process wherein integrated circuit structures are formed on a front surface of a silicon substrate and at least one layer of copper is deposited on the front surface of the substrate to form a layer of copper interconnects, and wherein at least some copper is also deposited on the back surface of the substrate during this deposition. The improvement comprises: prior to the end of the formation of the integrated circuit structures, abrasively removing, from the backside of the substrate, copper deposited thereon during the deposition of copper on the front surface.Type: GrantFiled: December 15, 1997Date of Patent: May 9, 2000Assignee: LSI Logic CorporationInventors: Nicholas F. Pasch, Joe W. Zhao
-
Patent number: 6028015Abstract: A process is described for treating damaged surfaces of a low dielectric constant organo silicon oxide insulation layer of an integrated circuit structure to inhibit absorption of moisture which comprises treating such damaged surfaces of said organo silicon oxide insulation layer with a hydrogen plasma. The treatment with hydrogen plasma causes hydrogen to bond to silicon atoms with dangling bonds in the damaged surface of the organo silicon oxide layer to replace organic material severed from such silicon atoms at the damaged surface, whereby absorption of moisture in the damaged surface of the organo silicon oxide layer, by bonding of such silicon dangling bonds with moisture, is inhibited.Type: GrantFiled: March 29, 1999Date of Patent: February 22, 2000Assignee: LSI Logic CorporationInventors: Zhihai Wang, Wilbur G. Catabay, Joe W. Zhao
-
Patent number: 5994775Abstract: The invention comprises an integrated circuit structure, and a process for making same, comprising a via/contact opening in a dielectric layer; a CVD layer of titanium nitride having a thickness of at least about 50 Angstroms, but not exceeding about 200 Angstroms, on the sidewall and bottom surfaces of the via/contact opening to provide adherence of the filler material to the underlying and sidewall surface of the opening; a CVD barrier layer of tungsten, having a thickness of about 50 Angstroms, but not exceeding about 300 Angstroms, formed over the titanium nitride layer; and the remainder of the via/contact opening filled with a highly conductive metal selected from the group consisting of copper, CVD aluminum, and force-filled aluminum.Type: GrantFiled: September 17, 1997Date of Patent: November 30, 1999Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Wilbur G. Catabay
-
Patent number: 5981352Abstract: Provided is a method and composition for reducing the rate of, and rendering more uniform the oxidation of alignment mark trench side walls by CMP slurry accumulating in an alignment mark trench during CMP processing. In a preferred embodiment, a nucleation layer of tungsten having an equiaxed grain structure with fine grain size and conformity is deposited over a conventionally applied bulk tungsten layer prior to commencing CMP operations. The fine grain size and equiaxed grain structure of this nucleation layer make it more resistant and more uniform in response to slurry attack. As a result, the tungsten trench profile remains a consistent and reliable alignment mark.Type: GrantFiled: September 8, 1997Date of Patent: November 9, 1999Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Shumay X. Dou, Keith K. Chao
-
Patent number: 5966613Abstract: Provided is a method and composition for protecting alignment mark trench walls from attack by CMP slurry accumulating in an alignment mark trench during CMP processing. In a preferred embodiment, a metal organic chemical vapor deposition titanium nitride (MOCVDTiN) layer is deposited over a conventionally applied bulk tungsten layer prior to commencing CMP operations. This MOCVDTiN layer is resistant to CMP slurry attack. As a result, the tungsten trench profile remains a consistent and reliable alignment mark.Type: GrantFiled: September 8, 1997Date of Patent: October 12, 1999Assignee: LSI CorporationInventors: Joe W. Zhao, Shumay X. Dou, Keith K. Chao
-
Patent number: 5956613Abstract: A method of depositing a low carbon content, high density TiN thin film on a substrate. A substrate is placed within a deposition chamber, and the pressure within the deposition chamber is adjusted to the deposition pressure. A portion of the total thickness desired of the TiN thin film is deposited. The portion of the TiN thin film contains an amount of carbon. Carbon is scavenged from the portion of the TiN thin film deposited by introducing scavenger gases into the deposition chamber. The scavenger gases are chosen so as to be reactive with carbon. The pressure within the deposition chamber is adjusted to the scavenger pressure, and a plasma of the scavenger gases is created within the deposition chamber. The steps from deposition through scavenging are repeated until the desired thickness of TiN is deposited, and the substrate having the desired thickness of TiN deposited thereon is removed from the deposition chamber.Type: GrantFiled: December 27, 1995Date of Patent: September 21, 1999Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Wilbur G. Catabay
-
Patent number: 5953631Abstract: A method is presented for depositing a low stress, highly conformal metal thin film, such as tungsten, on a substrate. A substrate is provided, and is heated to a first temperature. A first portion of the metal thin film is deposited on the substrate by reacting a first set of process gases. The deposition of the first portion of the metal thin film is stopped after a first length of time, and the substrate is heated to a second temperature, which is greater than the first temperature. A second portion of the metal thin film is deposited on the substrate by reacting a second set of process gases. The second portion of the metal thin film comprises the same metal as the first portion of the metal thin film. The deposition of the second portion of the metal thin film is stopped after a second length of time. Semiconductor devices having a low stress, highly conformal thin film are also described.Type: GrantFiled: January 24, 1996Date of Patent: September 14, 1999Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Wilbur G. Catabay