Abstract: A method includes receiving at a computing system empirical data related to one or more information technology entities. The method further includes receiving at the computing system one or more user experience indicators, the user experience indicators indicative of a user's experience using a computer application. The method further includes correlating by the computing system the empirical data with the one or more user experience indicators to determine a quality of service delivered to a user for a plurality of time periods. The method further includes determining by the computing system, based on the correlation, whether one or more issues with one of the one or more information technology entities are related to the quality of service delivered to the user.

Abstract: A method includes receiving at a computing system empirical data related to one or more information technology entities. The method further includes receiving at the computing system one or more user experience indicators, the user experience indicators indicative of a user's experience using a computer application. The method further includes correlating by the computing system the empirical data with the one or more user experience indicators to determine a quality of service delivered to a user for a plurality of time periods. The method further includes determining by the computing system, based on the correlation, whether one or more issues with one of the one or more information technology entities are related to the quality of service delivered to the user.

Abstract: The present system includes, in a preferred embodiment, a plurality of bit map memory units which together define a large bit map memory. For each bit map memory unit there is also included a mask means and four extended shift registers. The shift registers can be loaded in parallel with pixel information through bidirectional data transmission channels which include bidirectional mask means. The pixel information can be routed through said bidirectional mask means to different address locations, or to the same address location, with certain of the pixel bits removed by the mask means. The shift registers have both serial and parallel input and output means and are clocked at different speeds to accommodate different peripherals. At least a first shift register is designed to be serially read out at a relatively high rate which can be advantageously used by a video display device or the like.