Patents by Inventor Joel D. Ziegelbein
Joel D. Ziegelbein has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7835453Abstract: A driver circuit is configured as a frequency compensated differential amplifier having one input coupled to a first data signal and a second input coupled to a second data signal. Each stage of the differential amplifier is biased with a current source. The driver circuit generates a first output signal coupled to the input of a first transmission line and a second output signal coupled to the input of a second transmission line. The first and second output signals are generated as the difference between the first and second data signals amplified by a compensated gain. A compensation network that attenuates the low frequency components of the input signals relative to the high frequency components is coupled between current sources biasing the differential amplifier. The outputs of the first and second transmission lines are coupled to the inputs of a differential receiver that may or may not be frequency compensated.Type: GrantFiled: January 7, 2009Date of Patent: November 16, 2010Assignee: International Business Machines CorporationInventors: Anand Haridass, Bao G. Truong, Joel D. Ziegelbein
-
Publication number: 20090113107Abstract: A driver circuit is configured as a frequency compensated differential amplifier having one input coupled to a first data signal and a second input coupled to a second data signal. Each stage of the differential amplifier is biased with a current source. The driver circuit generates a first output signal coupled to the input of a first transmission line and a second output signal coupled to the input of a second transmission line. The first and second output signals are generated as the difference between the first and second data signals amplified by a compensated gain. A compensation network that attenuates the low frequency components of the input signals relative to the high frequency components is coupled between current sources biasing the differential amplifier. The outputs of the first and second transmission lines are coupled to the inputs of a differential receiver that may or may not be frequency compensated.Type: ApplicationFiled: January 7, 2009Publication date: April 30, 2009Applicant: International Business Machines CorporationInventors: Anand Haridass, Bao G. Truong, Joel D. Ziegelbein
-
Patent number: 7521968Abstract: The slew rate of signals output from an integrated circuit is selectively controlled to optimize the quality of the output data signal depending upon whether the communication channels require a faster or slower slew rate. Faster slew rates may be utilized when the communication channels are prone to attenuation, while slower slew rates may be implemented in the communication channels when crosstalk is more of a concern.Type: GrantFiled: February 11, 2005Date of Patent: April 21, 2009Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, John C. Schief, Glen A. Wiedemeier, Joel D. Ziegelbein
-
Patent number: 7512183Abstract: A driver circuit is configured as a frequency compensated differential amplifier having one input coupled to a first data signal and a second input coupled to a second data signal. Each stage of the differential amplifier is biased with a current source. The driver circuit generates a first output signal coupled to the input of a first transmission line and a second output signal coupled to the input of a second transmission line. The first and second output signals are generated as the difference between the first and second data signals amplified by a compensated gain. A compensation network that attenuates the low frequency components of the input signals relative to the high frequency components is coupled between current sources biasing the differential amplifier. The outputs of the first and second transmission lines are coupled to the inputs of a differential receiver that may or may not be frequency compensated.Type: GrantFiled: March 22, 2005Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Anand Haridass, Bao G. Truong, Joel D. Ziegelbein
-
Patent number: 7477068Abstract: A first clock signal of frequency F is used to couple data to an off-chip driver (OCD) using a master/slave flip flop (FF), wherein the master latch is clocked with the first clock signal and the slave latch is clocked with the complement of the first clock signal. A second clock signal of frequency F/2 is generated from the first clock signal. The second clock signal is shifted a time equal to substantially one-half the cycle of the first clock signal. In one embodiment, the second clock is shifted using a delay line circuit. In another embodiment, the second clock is shifted using a master/slave FF, wherein the master latch is clocked with the complement of the first clock signal and the slave latch is clocked with the first clock signal. The logic state transitions of the data between edges of the propagating clock thereby reducing coupling to the clock transitions and thus reducing edge jitter.Type: GrantFiled: March 29, 2008Date of Patent: January 13, 2009Assignee: International Business Machines CorporationInventors: Bao G. Truong, Daniel Mark Dreps, Anand Haridass, John C. Schiff, Joel D. Ziegelbein
-
Publication number: 20080175327Abstract: A first clock signal of frequency F is used to couple data to an off-chip driver (OCD) using a master/slave flip flop (FF), wherein the master latch is clocked with the first clock signal and the slave latch is clocked with the complement of the first clock signal. A second clock signal of frequency F/2 is generated from the first clock signal. The second clock signal is shifted a time equal to substantially one-half the cycle of the first clock signal. In one embodiment, the second clock is shifted using a delay line circuit. In another embodiment, the second clock is shifted using a master/slave FF, wherein the master latch is clocked with the complement of the first clock signal and the slave latch is clocked with the first clock signal. The logic state transitions of the data between edges of the propagating clock thereby reducing coupling to the clock transitions and thus reducing edge jitter.Type: ApplicationFiled: March 29, 2008Publication date: July 24, 2008Applicant: International Business Machines CorporationInventors: Bao G. Truong, Daniel Mark Dreps, Anand Haridass, John C. Schiff, Joel D. Ziegelbein
-
Publication number: 20080143375Abstract: A first clock signal of frequency F is used to couple data to an off-chip driver (OCD) using a master/slave flip flop (FF), wherein the master latch is clocked with the first clock signal and the slave latch is clocked with the complement of the first clock signal. A second clock signal of frequency F/2 is generated from the first clock signal. The second clock signal is shifted a time equal to substantially one-half the cycle of the first clock signal. In one embodiment, the second clock is shifted using a delay line circuit. In another embodiment, the second clock is shifted using a master/slave FF, wherein the master latch is clocked with the complement of the first clock signal and the slave latch is clocked with the first clock signal. The logic state transitions of the data between edges of the propagating clock thereby reducing coupling to the clock transitions and thus reducing edge jitter.Type: ApplicationFiled: December 15, 2006Publication date: June 19, 2008Inventors: Bao G. Truong, Daniel Mark Dreps, Anand Haridass, John C. Schiff, Joel D. Ziegelbein
-
Patent number: 7382151Abstract: A first clock signal of frequency F is used to couple data to an off-chip driver (OCD) using a master/slave flip flop (FF), wherein the master latch is clocked with the first clock signal and the slave latch is clocked with the complement of the first clock signal. A second clock signal of frequency F/2 is generated from the first clock signal. The second clock signal is shifted a time equal to substantially one-half the cycle of the first clock signal. In one embodiment, the second clock is shifted using a delay line circuit. In another embodiment, the second clock is shifted using a master/slave FF, wherein the master latch is clocked with the complement of the first clock signal and the slave latch is clocked with the first clock signal. The logic state transitions of the data between edges of the propagating clock thereby reducing coupling to the clock transitions and thus reducing edge jitter.Type: GrantFiled: December 15, 2006Date of Patent: June 3, 2008Assignee: International Business Machines CorporationInventors: Bao G. Truong, Daniel Mark Dreps, Anand Haridass, John C. Schiff, Joel D. Ziegelbein
-
Patent number: 7242339Abstract: A reference generator circuit has a resistor string between the potentials of the power supply voltage that is partitioned into a top string, a middle string, and a bottom string. PFET devices are used to couple the positive power supply voltage a selected node of the top string in response to first control signals and complementary second control signals are used to control NFET devices that couple the ground power supply voltage to a selected node of the bottom string. If a resistor is effectively removed from the top string a corresponding resistor is effectively added in the bottom string keeping the total resistance in the resistor string substantially constant. A pass gate network is used to select between nodes of the middle string as a vernier for generating small step sizes.Type: GrantFiled: January 17, 2006Date of Patent: July 10, 2007Assignee: International Business Machines CorporationInventors: Bao G. Truong, Joel D. Ziegelbein
-
Patent number: 7239213Abstract: Signaling between two or more ICs use a signaling scheme wherein a reference signal is generated at the driver side and the receiver side. The driver side reference signal is coupled to the receiver side reference signal with a transmission line channel forming a reference channel. Data signal channels are paired with a reference channel between each two adjacent data channels. Adjacent pairs of data signal channels are each separated with an empty wiring channel. The paired data signals are received in one input of a differential receiver. The reference signal of the reference channel between the two paired data channels is coupled to the other input of the two differential receivers. Coupling from the paired data channels to the reference channel appears a common mode noise and is rejected by the differential receivers. The number of channels is reduced from a full differential signaling scheme.Type: GrantFiled: August 23, 2005Date of Patent: July 3, 2007Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Anand Haridass, Bao G. Truong, Joel D. Ziegelbein
-
Patent number: 7212035Abstract: A line driver for off-chip communication comprises multiple parallel stages each with separate inputs. The parallel stages each have a controlled impedance when driving the line driver output node to a logic zero or a logic one. A line driver controller is used to select what combination of driver stages are used to drive the output node based on whether the output node is transitioning between logic state or is remaining static. During power-up, a test program tries different combinations of driver stages for particular symbol patterns and determines what is the optimal ratio between line driver resistance for the dynamic and static cases and stores the optimum combination. The data stream feeding the line driver is sampled in real time to determine the transition states and selects the optimal number of driver stages for each case.Type: GrantFiled: February 11, 2005Date of Patent: May 1, 2007Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, John C. Schiff, Glen A. Wiedemeier, Joel D. Ziegelbein