Patents by Inventor Joel McGregor
Joel McGregor has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11923160Abstract: A powered vanity system with a power outlet positioned on the bottom of a drawer box adjacent a face plate with a pressure switch the prevents the flow of electricity to the power outlet when the drawer box is in a closed position and allows the flow of electricity to the power outlet when the drawer box is in an open position. A cable manager controls the power cord as the drawer box moves between open and closed positions. The drawer box is easily removable from the cabinet carcass and provides for a novel convenience lighting system.Type: GrantFiled: January 1, 2021Date of Patent: March 5, 2024Assignee: Hardware Resources, Inc.Inventors: Joel Gomez, Dennis McGregor
-
Publication number: 20240072160Abstract: A semiconductor device is disclosed herein. The semiconductor device includes a silicon carbide substrate, trench structures, mesa structures, a first oxide layer, a conductive layer, a second oxide layer, a dielectric layer, and an insulation layer. The trench structures are formed on a surface of the silicon carbide substrate. Each trench structure has sidewalls and a bottom, and each respective mesa structure is formed between the respective adjacent trench structures. The first oxide layer is formed on the sidewalls of the trench structures. The conductive layer is formed on the bottom of the trench structures and on a top surface of each mesa structure. The second oxide layer is formed on the first oxide layer and the conductive layer. The dielectric layer is formed on the second oxide layer. The insulation layer is formed on the dielectric layer.Type: ApplicationFiled: August 23, 2023Publication date: February 29, 2024Inventors: Haifeng Yang, Zhiyong Chen, Vipindas Pala, Joel McGregor, Zeqiang Yao
-
Publication number: 20220376039Abstract: A MOSFET fabricated in a semiconductor substrate, includes: a gate oxide region formed atop the semiconductor substrate; a gate polysilicon region formed on the gate oxide region; a source region of a first doping type formed in the semiconductor substrate and located at a first side of the gate polysilicon region; and a drain region of the first doping type formed in the semiconductor substrate and located at a second side of the gate polysilicon region. The gate polysilicon region has a first sub-region of the first doping type, a second sub-region of the first doping type, and a third sub-region of a second doping type, wherein the first sub-region is laterally adjacent to the source region, the second sub-region is laterally adjacent to the drain region, and the third sub-region is formed laterally between the first and second sub-regions.Type: ApplicationFiled: May 21, 2021Publication date: November 24, 2022Inventors: Eric Braun, Joel McGregor
-
Patent number: 11508806Abstract: A MOSFET fabricated in a semiconductor substrate, includes: a gate oxide region formed atop the semiconductor substrate; a gate polysilicon region formed on the gate oxide region; a source region of a first doping type formed in the semiconductor substrate and located at a first side of the gate polysilicon region; and a drain region of the first doping type formed in the semiconductor substrate and located at a second side of the gate polysilicon region. The gate polysilicon region has a first sub-region of the first doping type, a second sub-region of the first doping type, and a third sub-region of a second doping type, wherein the first sub-region is laterally adjacent to the source region, the second sub-region is laterally adjacent to the drain region, and the third sub-region is formed laterally between the first and second sub-regions.Type: GrantFiled: May 21, 2021Date of Patent: November 22, 2022Assignee: Monolithic Power Systems, Inc.Inventors: Eric Braun, Joel McGregor
-
Publication number: 20210408250Abstract: A metal distributing method of a FET (Field Effect Transistor) device, having: depositing a first dielectric layer on a planar silicon surface; etching a first level metal layer pattern in the first dielectric layer; filling in a first level metal layer in openings determined by the first level metal layer pattern; depositing a second dielectric layer on the first dielectric layer and the first level metal layer; etching a second level metal layer pattern in the second dielectric layer; and filling in a second level metal layer in openings determined by the second level metal layer pattern; the first level metal layer and the second level metal layer are contacted directly, with no via layer in between.Type: ApplicationFiled: June 24, 2020Publication date: December 30, 2021Inventor: Joel McGregor
-
Patent number: 11069777Abstract: A manufacturing process of a DMOS device in a drift region in a semiconductor substrate, having: forming a polysilicon layer above the drift region; forming a block layer above the polysilicon layer; etching both the block layer and the polysilicon layer, through a window of a first masking layer to expose a window to the drift region; implanting dopants through the window to the drift region to form a body region; forming blocking spacers to wrap side walls of the polysilicon layer; implanting dopants into the body region under a window shaped by the blocking spacers to form a body pickup region; etching away the blocking spacers; performing a masking step to form gates; forming ONO spacers to wrap side walls of the gates; and performing a masking step to form source regions and drain pickup regions.Type: GrantFiled: June 9, 2020Date of Patent: July 20, 2021Assignee: Monolithic Power Systems, Inc.Inventors: Ji-Hyoung Yoo, Joel McGregor, Haifeng Yang, Deming Xiao
-
Publication number: 20210193805Abstract: The present disclosure discloses a lateral transistor having a source region, a drain region, a gate near the source region side and a field dielectric positioned in or atop a portion of a well region between the drain region and the gate. The lateral transistor further includes a non-conductive field plate positioning layer positioned atop a portion of the field dielectric and separated laterally from the gate with a first lateral distance, a lateral conductive field plate positioned atop the non-conductive field plate positioning layer and separated laterally from the gate with a second lateral distance and a vertical trenched field plate contact extending vertically from a top surface of an interlayer dielectric layer through the interlayer dielectric layer to reach and contact with the lateral conductive field plate.Type: ApplicationFiled: December 18, 2019Publication date: June 24, 2021Inventors: Ji-Hyoung Yoo, Yanjie Lian, Daping Fu, Xin Zhang, Joel McGregor, Jeesung Jung, Jin Xing, Xiaogang Wang, Haifeng Yang
-
Patent number: 10665712Abstract: An LDMOS device with a field plate contact having a field plate contact metal layer being positioned above the field plate contact. The field plate contact metal layer has a sub-maximum size satisfied for the electrical connection between the field plate contact and an external applying voltage. This sub-maximum size is prescribed by the physical limitation of the LDMOS device. The field plate contact metal layer extends a sub-maximum length from one edge toward to the other edge of the field plate contact.Type: GrantFiled: September 5, 2018Date of Patent: May 26, 2020Assignee: Monolithic Power Systems, Inc.Inventors: Eric Braun, Joel McGregor, Jeesung Jung
-
Publication number: 20200144381Abstract: An LDMOS device with a plurality of drain contact structures. Each drain contact structure has a drain contact, a first drain contact metal layer and a via. The drain contact is positioned above a drain region. The first drain contact metal layer is positioned above the drain contact. The via is positioned above the first drain contact metal layer. The LDMOS device has a second drain contact metal layer conductively coupled to the via of each drain contact structure.Type: ApplicationFiled: November 7, 2018Publication date: May 7, 2020Inventors: Eric Braun, Joel McGregor, Jeesung Jung
-
Publication number: 20200075760Abstract: An LDMOS device with a field plate contact having a field plate contact metal layer being positioned above the field plate contact. The field plate contact metal layer has a sub-maximum size satisfied for the electrical connection between the field plate contact and an external applying voltage. This sub-maximum size is prescribed by the physical limitation of the LDMOS device. The field plate contact metal layer extends a sub-maximum length from one edge toward to the other edge of the field plate contact.Type: ApplicationFiled: September 5, 2018Publication date: March 5, 2020Inventors: Eric Braun, Joel McGregor, Jeesung Jung
-
Patent number: 9893146Abstract: A lateral DMOS device with peak electric field moved below a top surface of the device along a body-drain junction is introduced. The LDMOS has a deep body and a drift region formed by a series of P-type and N-type implants, respectively. The implant doses and depths are tuned so that the highest concentration gradient of the body-drift junction is formed below the surface, which suppresses the injection and trapping of hot holes in the device drain-gate oxide region vicinity, and the associated device performance changes, during operation in breakdown.Type: GrantFiled: October 4, 2016Date of Patent: February 13, 2018Assignee: Monolithic Power Systems, Inc.Inventors: Eric Braun, Joel McGregor, Jeesung Jung, Ji-Hyoung Yoo
-
Patent number: 5811315Abstract: A method of forming and planarizing a deep isolation trench in a silicon-on-insulator (SOI) structure begins with a base semiconductor substrate, a buried insulator layer formed on the base semiconductor substrate, and an active silicon layer formed on the buried insulator layer. First, an ONO layer is formed on the active silicon layer. The ONO layer includes a layer of field oxide, a first layer of silicon nitride and a layer of deposited hardmask oxide. A trench having sidewalls that extend to the buried oxide layer is formed. A layer of trench lining oxide is then formed on the exposed sidewalls of the trench. Then, a second layer of silicon nitride is conformally formed on the substrate.Type: GrantFiled: March 13, 1997Date of Patent: September 22, 1998Assignee: National Semiconductor CorporationInventors: Wipawan Yindeepol, Joel McGregor, Rashid Bashir, Kevin Brown, Joseph Anthony DeSantis